

Nios Embedded Processor

Programmer's Reference Manual Version 1.1 March 2001



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com

A-MNL-NIOSPROG-01

Altera, ACEX, APEX, APEX 20K, FLEX, FLEX 10KE, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, and Quartus are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera Corporation acknowledges the trademarks of other organizations for their respective products or services mentioned in this document, including the following: Verilog is a registered trademark of Cadence Design Systems, Incorporated. Java is a trademark of Sun Microsystems Inc. ModelSim is a trademark of Model Technologies. MATLAB is a registered trademark of the MathWorks. Microsoft is a registered trademark and Windows is a trademark of Microsoft Corporation. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves

the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation

I.S. EN ISO 9001

About this Manual



This manual provides comprehensive information about the ${\rm Nios}^{\rm TM}$ embedded processor.

The terms Nios processor or Nios embedded processor are used when referring to the Altera soft core microprocessor in a general or abstract context.

The term Nios CPU is used when referring to the specific block of logic, in whole or part, that implements the Nios processor architecture.

Table 1 below shows the programmer's reference manual revision history.

Table 1. Revision History									
Revision	Date	Description							
Version 1.1	March 2001	Nios Embedded Processor Programmer's Reference Manual - printed							

How to Contact Altera

For the most up-to-date information about Altera products, go to the Altera world-wide web site at http://www.altera.com.

For additional information about Alter aproducts, consult the sources shown in Table 2.

Information Type	Access	USA & Canada	All Other Locations
Altera Literature Services	Electronic mail	lit_req@altera.com (1)	lit_req@altera.com (1)
Non-technical customer service	Telephone hotline	(800) SOS-EPLD	(408) 544-7000 (7:30 a.m. to 5:30 p.m. Pacific Time)
	Fax	(408) 544-7606	(408) 544-7606
Technical support	Telephone hotline	(800) 800-EPLD (6:00 a.m. to 6:00 p.m. Pacific Time)	(408) 544-7000 <i>(1)</i> (7:30 a.m. to 5:30 p.m. Pacific Time)
	Fax	(408) 544-6401	(408) 544-6401 (1)
	Electronic mail	telecom@altera.com	telecom@altera.com
	FTP site	ftp.altera.com	ftp.altera.com
General product	Telephone	(408) 544-7104	(408) 544-7104 (1)
information	World-wide web site	http://www.altera.com	http://www.altera.com

Note:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The *Nios Embedded Processor Programmer's Reference Manual* uses the typographic conventions shown in Table 3.

Visual Cue	Meaning Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: Save As dialog box.								
Bold Type with Initial Capital Letters									
bold type	External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: f _{MAX} , \maxplus2 directory, d: drive, chiptrip.gdf file.								
Bold italic type	Book titles are shown in bold italic type with initial capital letters. Example: 1999 Device Data Book .								
Italic Type with Initial Capital Letters	Document titles are shown in italic type with initial capital letters. Example: AN 75 (High-Speed Board Design).								
Italic type	Internal timing parameters and variables are shown in italic type. Examples: t_{PIA} , $n + 1$. Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: < <i>file name</i> >, < <i>project name</i> >. pof file.								
Initial Capital Letters	Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.								
"Subheading Title"	References to sections within a document and titles of Quartus II and MAX+PLUS II Help topics are shown in quotation marks. Example: "Configuring a FLEX 10K or FLEX 8000 Device with the BitBlaster [™] Download Cable."								
Courier type	Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix _n, e.g., reset_n.								
	Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\max2work\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDESIGN), as well as logic function names (e.g., TRI) are shown in Courier.								
1., 2., 3., and a., b., c.,	Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.								
	Bullets are used in a list of items when the sequence of the items is not important.								
\checkmark	The checkmark indicates a procedure that consists of one step only.								
P	The hand points to information that requires special attention.								
4	The angled arrow indicates you should press the Enter key.								
••	The feet direct you to more information on a particular topic.								

About this Manual



Altera Corporation



Contents

List of Tables	xi
1. Overview	
Introduction	
Audience	
Nios CPU Overview	
Instruction Set	
Register Overview	
General-Purpose Registers	
The K Register	
The Program Counter	
Control Registers	
Memory Access Overview	
Reading from Memory (or Peripherals)	
Writing to Memory (or Peripherals) Addressing Modes	
5/16-bit Immediate Value	
Full Width Register-Indirect	
Partial Width Register-Indirect	
Full Width Register-Indirect with Offset Partial Width Register-Indirect with Offset	
Program-Flow Control Relative-Branch Instructions	
Absolute-Jump Instructions Trap Instructions	
Conditional Instructions	
Exceptions	
Exception Handling Overview	
Exception Vector Table	
Exception vector rable External Hardware Interrupt Sources	
Internal Exception Sources	
Register Window Underflow	
Register Window Ordernow	
Direct Software Exceptions (TRAP Instructions)	
Exception Processing Sequence	
Register Window Usage	
Status Preservation: ISTATUS Register	
Return-Address	
Simple and Complex Exception Handlers	
Simple Exception Handlers	

Complex Exception Handlers	
Pipeline Implementation	
Pipeline Operation	
Branch Delay Slots	
Direct CWP Manipulation	
2. Instruction Set	
ABS	
ADD	
ADDI	
AND	
ANDN	
ASR	
ASRI	
BGEN	
BR	
BSR	
CALL	
CMP	
CMPI	
EXT16D	
EXT16S	
EXTRO	
EXT85	
FILL16	
FILL8	
IMP	
LD	
LDP	
LDS	
LSL	
LSLI	
LSR	
LSRI	
MOV	
MOVHI	
MOVI	
MSTEP	
MULL	
NEG	
NOT	
OR	
PFX	
RDCTL	
RESTORE	-
RLC	
RRC	

Contents

3. Inde	Χ	99
0 1		
	XOR	
	TRET	
	SWAP TRAP	
	SUBI	
	S1385	
	STS8S	
	STS16S	
	STS	
	STP	
	ST85	
	ST8D	
	ST165	
	ST16D	
	ST	
	SKPS	
	SKI KIVZ	
	SKI 1	
	SKP1	
	SKP0	
	SEXT8	
	SEXT16	
	SAVE	74





List of Tables

Table 1.	Revision History	iii
	How to Contact Altera	
Table 3.	Conventions	v
Table 4.	Nios CPU Architecture	1
Table 5.	Register Groups	2
Table 6.	Programmer's Model	3
Table 7.	Condition Code Flags	6
Table 8.	Typical 32-bit Nios CPU Program/Data Memory at Address 0x0100	7
	N-bit-wide Peripheral at Address 0x0100 (32-bit Nios CPU)	
Table 10.	Instructions Using 5/16-bit Immediate Values	11
Table 11.	Instructions Using Full Width Register-indirect Addressing	12
Table 12.	Instructions Using Partial Width Register-indirect Addressing	12
Table 13.	Instructions Using Full Width Register-indirect with Offset Addressing	13
Table 14.	Instructions Using Partial Width Register-indirect with Offset Addressing	14
	BR Branch Delay Slot Example	
	Notation Details	
	32-bit Major Opcode Table	
Table 18.	GNU Compiler/Assembler Pseudo-instructions	31



Overview

Introduction

The Nios[™] embedded processor is a soft core CPU optimized for programmable logic and system-on-a-programmable chip (SOPC) integration. It is a configurable, general-purpose RISC processor that can be combined with user logic and programmed into an Altera programmed logic device (PLD). The Nios CPU can be configured for a wide range of applications. A 16-bit Nios CPU core running a small program out of an on-chip ROM embedded system block (ESB) makes an effective sequence or controller, taking the place of a hard-coded state machine. A 32-bit Nios CPU core with external FLASH program storage and large external main memory is a powerful 32-bit embedded processor system.

Audience

This reference manual is for software and hardware engineers creating system design modules using the Excalibur Development Kit, featuring the Nios embedded processor. This manual assumes you are familiar with electronics, microprocessors, and assembly language programming. To become familiar with the conventions used with the Nios CPU, see Table 16 on page 25.

Nios CPU Overview

The Nios CPU is a pipelined, single-issue RISC processor in which most instructions run in a single clock cycle. The Nios instruction set is targeted for compiled embedded applications. The 16-bit and 32-bit Nios CPU have native-word sizes of 16 bits and 32 bits, respectively, meaning the 16-bit Nios CPU has a native-word size of a half-word, while the 32-bit Nios CPU has a native-word size of a word. In Nios, the word byte refers to an 8-bit quantity, half-word refers to a 16-bit quantity, and word refers to a 32-bit quantity. The Nios family of soft core processors includes 32-bit and 16-bit architecture variants.

Table 4. Nios CPU Architecture	!	
Nios CPU Details	32-bit Nios CPU	16-bit Nios CPU
Data bus size (bits)	32	16
ALU width (bits)	32	16
Internal register width (bits)	32	16
Address bus size (bits)	33	17
Instruction size (bits)	16	16
Logic cells (typical)	1700	1100
f _{max} (EP20K200E –1)	Up to 50MHz	Up to 50MHz

Altera Corporation

	The Nios CPU ships with the GNUPro compiler and debugger from Cygnus, an industry-standard open-source $C/C++$ compiler linker and debugger toolkit. The GNUPro toolkit includes a $C/C++$ compiler, macro-assembler, linker, debugger, binary utilities, and libraries.
Instruction Set	The Nios processor instruction set is tailored to support programs compiled from C and C++. It includes a standard set of arithmetic and logical operations, and instruction support for bit operations, byte extraction, data movement, control flow modification, and a small set of conditionally executed instructions, which can be useful in eliminating short conditional branches.
Register Overview	This section describes the organization of the Nios CPU general-purpose registers and control registers. The Nios CPU architecture has a large general-purpose register file, several machine-control registers, a program counter, and the K register used for instruction prefixing.
	General-Purpose Registers
	The general-purpose registers are 32 bits wide in the 32-bit Nios CPU and 16 bits wide in the 16-bit Nios CPU. The register file size is configurable and contains a total of either 128, 256, or 512 registers. The software can access the registers using a 32-register-long sliding window that moves with a 16-register granularity. This sliding window can traverse the entire register file. This sliding window provides access to a subset of the register file.

The register window is divided into four even sections as shown in Table 5. The lowest eight registers (%r0-%r7) are global registers, also known as %g0-%g7. These global registers do not change with the movement or position of the window, but remain accessible as (%g0-%g7). The top 24 registers (%r8-%r31) in the register file are accessible through the current window.

Table 5 . Register Groups			
In registers	%r24-%r31	or	%i0-%i7
Local registers	%r16-%r23	or	%L0-%L7
Out registers	%r8-%r15	or	%00-%07
Global registers	%r0-%r7	or	%g0-%g7

The top eight registers (%i0-%i7) are known as *in* registers, the next eight (%L0-%L7) as local registers, and the other eight (%o0-%o7) are known as out registers. When a register window moves down 16-registers (as it does for a SAVE instruction), the out registers become the in registers of the new window position. Also, the local and in registers of the last window position become inaccessible. See Table 6 for more detailed information.

Overview

Tab	le 6. Pro	grammer's	s Mode I								
		31	16 15								0
1%	i7 %r31		SAVED return-address								
Ν%	i6 %r30		%fp—frame pointer								
%	i5 %r29										
	i4 %r28										
%	i3 %r27										
%	i2 %r26							-			
	i1 %r25										
	i0 %r24										
	L7 %r23										
	L6 %r22										
	L5 %r21										
	L4 %r20										
	L3 %r19		Base-pointer 3 for STP/LDP (or general-purpose lo								
	L2 %r18		Base-pointer 2 for STP/LDP (or general-purpose lo								
	L1 %r17		Base-pointer 1 for STP/LDP (or general-purpose lo								
	L0 %r16		Base-pointer 0 for STP/LDP (or general-purpose lo	cal)							
	o7 %r15		current return-address								
	606 %r14		%sp-Stack Pointer								
	o5 %r13										
	o4 %r12										
	o3 %r11										
	o2 %r10 o1 %r9										
	01 %19										
	g7 %r7										
	g6 %r6										
	g5 %r5										
	gd %r4										
	g3 %r3										
	g2 %r2										
%											_
%	g0 %r0										
								-			
			10 9	8 7	6	5	4	3	2	1	0
			K REGISTER								
		32 31	16 15 10 9	8 7	6	5	4	3	2	1	0
	PC										
%ctl9	CLR_IE	Any wri	te (WRCTL) operation to this register sets STATUS[15] (IE)=0. Result	of an	y rea	ad-o	per	ratio	n (F	1C1	TL)
		is unde									
%ctl8	SET_IE	Any wri	te (WRCTL) operation to this register sets STATUS[15] (IE)=1. Result	of an	y rea	ad-o	per	atio	n (F	1C1	ΓL)
		is unde	fined.								
%ctl7			— reserved —								
%ctl6			— reserved —								
%ctl5			— reserved —								
%ctl4			— reserved—								
%ctl3			— reserved —				r				
	WVALID			HI_LI			L	LO_	LIN	ΛIΤ	
%ctl1		5		ed St						_	
%ctl0	STATUS		IE IPRI		CW	P		Ν	V	Ζ	С

Í

The K Register

The K register is an 11-bit prefix value and is always set to 0 by every instruction except PFX. A PFX instruction sets K directly from the IMM11 instruction field. Register K contains a non-zero value only for an instruction immediately following PFX.

A PFX instruction disables interrupts for one cycle, so the two-instruction PFX sequence is an atomic CPU operation. Also, PFX sequence instruction pairs are skipped together by SKP-type conditional instructions.

The K register is not directly accessed by software, but is used indirectly. A MOVI instruction, for example, transfers all 11 bits of K into bits 15..5 of the destination register. This K-reading operation will only yield a non-zero result when the previous instruction is PFX.

The Program Counter

The program counter (PC) register contains the byte-address of the currently executing instruction. Since all instructions must be half-word-aligned, the least-significant bit of the PC value is always 0.

The PC increments by two (PC \leftarrow PC + 2) after every instruction unless the PC is explicitly set. The following instructions modify PC directly: BR, BSR, CALL and JMP. The PC is 33-bits wide in a 32-bit Nios CPU and 17bits wide in a 16-bit Nios CPU.

Control Registers

There are five defined control registers that are addressed independently from the general-purpose registers. The RDCTL and WRCTL instructions are the only instructions that can read or write to these control registers (meaning %ctl0 is unrelated to %g0).

STATUS (%ctl0)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IE			IP	וח					CWP			Ν	۷	Z	С

Interrrupt Enable (IE)

IE is the interrupt enable bit. When IE=1, it enables external interrupts and internal exceptions. IE=0 disables external interrupts and exceptions. Software TRAP instructions will still execute normally even when IE=0. Note that IE can be set directly without affecting the rest of the STATUS register by writing to the SET_IE (%ctl9) and CLR_IE (%ctl8) control registers. When the CPU is reset, IE is set to 0 (interrupts disabled).

Interrupt Priority (IPRI)

IPRI contains the current running interrupt priority. When an exception is processed, the IPRI value is set to the exception number. See "Exceptions" on page 16 for more information. For external hardware interrupts, the IPRI value is set directly from the 6-bit hardware interrupt number. For TRAP instructions, the IPRI field is set directly from the IMM6 field of the instruction. For internal exceptions, the IPRI field is set from the pre-defined 6-bit exception number.

A hardware interrupt is not processed if its internal number is greater than or equal to IPRI or IE=0. A trap instruction is processed unconditionally. When the CPU is reset, IPRI is set to 63 (lowest-priority). IPRI disables interrupts above a certain number. For example, if IPRI is 3, then interrupts 0, 1 and 2 will be processed, but all others (interrupts 3-63) are disabled.

Current Window Pointer (CWP)

CWP points to the base of the sliding register window in the generalpurpose register file. Incrementing CWP moves the register window up 16 registers. Decrementing CWP moves the register window down 16 registers. CWP is decremented by SAVE instructions and incremented by RESTORE instructions.

Only specialized system software such as register window-management facilities should directly write values to CWP through WRCTL. Software will normally modify CWP by using SAVE and RESTORE instructions. When the CPU is reset, CWP is set to the largest valid value, HI_LIMIT. This means in a 256 register file size, there will be 16 register windows. After reset, the WVALID register (%ct12) is set to 0x01C1, i.e., LO_LIMIT = 1 and HI_LIMIT = 14. See "WVALID (%ct12)" on page 6 for more information.

Condition Code Flags

Some instructions modify the condition code flags. These flags are the four least significant bits of the status register as shown in Table 7.

Table 7 . Condition Code Flags				
Ν	Sign of result, or most significant bit			
V	Arithmetic overflow—set if bit 31 of 32-bit result is different from sign of result computed with unlimited precision.			
Z	Result is 0			
С	Carry-out of addition, borrow-out of subtraction			

ISTATUS (%ctl1)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

ISTATUS is the saved copy of the STATUS register. When an exception is processed, the value of the STATUS register is copied into the ISTATUS register. This action allows the pre-exception value of the STATUS register to restore before control returns to the interrupted program. See "Exceptions" on page 16 for more information. A return-from-trap (TRET) instruction automatically copies the ISTATUS register into the STATUS register. Interrupts are disabled (IE=0) when an exception is processed. Before re-enabling interrupts, an exception handler must preserve the value of the ISTATUS register. When the CPU is reset, ISTATUS is set to 0.

WVALID (%ctl2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						HI_LIMIT					L	O_LIMI	Т		

WVALID contains two values, HI_LIMIT and LOW_LIMIT. When a SAVE instruction decrements CWP from LOW_LIMIT to LOW_LIMIT –1 a register window underflow (exception #1) is generated. When a RESTORE instruction increments CWP from HI_LIMIT to HI_LIMIT +1, a register window overflow (exception #2) is generated. WVALID is configurable and may be read-only or read/write. When the CPU is reset, LO_LIMIT is set to 1 and HI_LIMIT is set to the highest valid window pointer (register file size / 16) – 2).

CLR_IE(%ctl8)

Any WRCTL operation to the CLR_IE register clears the IE bit in the STATUS register (IE \leftarrow 0) and the WRCTL value is ignored. A RDCTL operation from CLR_IE produces an undefined result.

SET_IE (%ctl9)

Any WRCTL operation to the SET_IE register sets the IE bit in the STATUS register (IE \leftarrow 1) and the WRCTL value is ignored. A RDCTL operation from SET_IE produces an undefined result.

Memory Access Overview

The Nios processor is little-endian. Data memory must occupy contiguous native-words. If the physical memory device is narrower than the native-word size, then the data bus should implement dynamic-bus sizing to simulate full-width data to the Nios CPU. Peripherals present their registers as native-word widths, padded by 0s in the most significant bits if the registers happen to be smaller than native-words. Table 8 and Table 9 show examples of the 32-bit Nios CPU native-word widths.

Table 8 . Typical 32-bit Nios CPU Program/Data Memory at Address 0x0100								
Address				Cont	tents			
	31	24	23	16	15	8	7	0
0x0100	byte 3		byte 2		byte 1		byte 0	
0x0104	byte 7		byte 6		byte 5		byte 4	
0x0108	byte 11		byte 10		byte 9		byte 8	
0x010c	byte 15		byte 14		byte 13		byte 12	

Table 9 . N-bit-wide Peripheral at Address 0x0100 (32-bit Nios CPU)						
Address		Contents				
	31	N	N-1	0		
0x0100	(zero padding)		register 0			
0x0104	(zero padding)		register 1			
0x0108	(zero padding)		register 2			
0x010c	(zero padding)		register 3			

Reading from Memory (or Peripherals)

The Nios CPU can only perform aligned memory accesses. A 32-bit read operation can only read a full word starting at a byte address that is a multiple of 4. A 16-bit read operation can only read a half-word starting at a byte address that is a multiple of 2. Instructions which read from memory always treat the low bit (16-bit Nios CPU) or low two bits (32-bit Nios CPU) of the address as 0. Instructions are provided for extracting particular bytes and half-words from words.

The simplest instruction that reads data from memory is the LD instruction. A typical example of this instruction is LD %g3, [%o4]. The first register operand, %g3, is the destination register, where data will be loaded. The second register operand specifies a register containing an address to read from. This address will be aligned to the nearest half-word (16-bit Nios CPU) or word (32-bit Nios CPU) meaning the lowest bit (16-bit Nios CPU) or two bits (32-bit Nios CPU) will be treated as if they are 0.

Quite often, however, software must read data smaller than the native data size. The Nios CPU provides instructions for extracting individual bytes (16-bit and 32-bit Nios CPU) and half-words (32-bit Nios CPU) from native-words. The EXT8d instruction is used for extracting a byte, and the EXT16d instruction is used for extracting a word. A typical example of the EXT8d instruction is EXT8d %g3,%o4. The EXT8d instruction uses the lowest bit (on 16-bit Nios CPU) or two bits (on 32-bit Nios CPU) of the second register operand to extract a byte from the first register operand, and replace the entire contents of the first register operand with that byte.

The assembly-language example in Code Example 1 shows how to read a single byte from memory, even if the address of the byte is not native-word-aligned.

Code Example 1: Reading a Single Byte from Memory

Contents of memory: 0 1 2 3 ; ; 0x00001200 0x46 0x49 0x53 0x48 ;Instructions executed on a 32-bit Nios CPU ; Let's assume %04 contains the address x00001202 ; %q3 gets the contents of address 0x1200, LD %q3,[%o4] ; so %q3 contains 0x48534946 EXT8d %g3,%o4 ; %g3 gets replaced with byte 2 from %g3, ; so %g3 contains 0x00000053

Writing to Memory (or Peripherals)

The Nios CPU can perform aligned writes to memory in widths of byte, half-word, or word (only the 32-bit Nios CPU can write a word). A word (32-bit Nios CPU) can be written to any address that is a multiple of 4 in one instruction. A half-word can be written to any address that is a multiple of 2 in one instruction (16-bit Nios CPU) or two instructions (32-bit Nios CPU). A byte can be written to any address in two instructions.

On the 32-bit Nios CPU, the lowest byte of a register can be written only to an address that is a multiple of 4; the middle-low byte of a register can be written only as an address that is a multiple of 4, plus 1, and so on. Similarly, on the 16-bit Nios CPU, the low byte of a register can be written only to an even address and the high byte of a register can only be written to an odd address.

The 32-bit Nios CPU can also write the low half-word of a register to an address that is a multiple of four, and the high half-word of a register to an address which is a multiple of 4, plus 2.

The ST instruction writes a full native-word to a native-word aligned memory address from any register; the ST8d and ST16d (32-bit Nios CPU only) instructions write a byte and half-word, respectively, with the alignment constraints described above, from register %r0.

Often it is necessary for software to write a particular byte or half-word to an arbitrary location in memory. The position within the source register may not happen to correspond with the location in memory to be written. The FILL8 and FILL16 (32-bit Nios CPU only) instructions will take the lowest byte or half-word, respectively, of a register and replicate it across register %r0. Code Example 2 shows how to write a single byte to memory, even if the address of the byte is not native-word-aligned.

Code Example 2: Single Byte Written to Memory—Address is not Native-word-aligned

```
Instructions executed on a 32-bit Nios CPU
; Let's assume %04 contains the address 0x00001203
; and that %g3 contains the value 0x00000054
FILL8 %r0,%q3 ; (First operand can only be %r0)
               ; replicate low byte of %q3 across %r0
               ; so %r0 contains 0x54545454
ST8d [%o4],%r0 ; (Second operand can only be %r0)
               ; Stores the 3rd byte of %r0 to address 0x1203
Contents of memory after:
                 0
                         1
                                 2
                                         3
0x00001200
               0x46
                       0x49
                               0x53
                                        0x54
```

Addressing Modes

The topics in this section includes a description of the following addressing modes:

- **5**/16-bit immediate
- Full width register-indirect
- Partial width register-indirect
- Full width register-indirect with offset
- Partial width register-indirect with offset

5/16-bit Immediate Value

Many arithmetic and logical instructions take a 5-bit immediate value as an operand. The ADDI instruction, for example, has two operands: a register and a 5-bit immediate value. A 5-bit immediate value represents a constant from 0 to 31. To specify a constant value that requires from 6 to 16 bits (a number from 32 to 65535), the 11-bit K register can be set using the PFX instruction, This value is concatenated with the 5-bit immediate value. The PFX instruction must be used directly before the instruction it modifies.

To support breaking 16-bit immediate constants into a PFX value and a 5-bit immediate value, the assembler provides the operators %hi() and %lo(). %hi(x) extracts the 11 bits from bit 5 to bit 15 from constant x, and %lo(x) extracts the 5 bits from bit 0 to bit 4 from constant x.

The following example shows an ADDI instruction being used both with and without a PFX.

Code Example 3: The ADDI Instruction Used with/without a PFX

; Assume %g3 contains the value 0x0041 ADDI %g3,5 ; Add 5 to %g3 ; so %g3 now contains 0x0046 PFX %hi(0x1234) ; Load K with upper 11 bits of 0x1234 ADDI %g3,%lo(0x1234) ; Add low 5 bits of 0x1234 to %g3 ; so the K register contained 0x0091 ; and the immediate operand of the ADDI ; instruction contained 0x0011, which ; concatenated together make 0x1234

Besides arithmetic and logical instructions, several other instructions use immediate-mode constants of various widths, and the constant is not modified by the K register. See the description of each instruction in the "Instruction Set" for a precise explanation of its operation. Table 10 shows instructions using 5/16-bit immediate values.

Table 10 . Instructions Using 5/16-bit Immediate Values					
ADDI	AND*	ANDN*	ASRI		
CMPI	LSLI	LSRI	MOVI		
MOVHI	OR*	SUBI	XOR*		

* AND, ANDN, OR, and XOR can only use PFX'd 16-bit immediate values. These instructions act on two register operands if not preceded by a PFX instruction.

Í

Full Width Register-Indirect

The LD and ST instructions can load and store, respectively, a full nativeword to or from a register using another register to specify the address. The address is first aligned downward to a native-word aligned address, as described in the "Memory Access Overview" section. The K register is treated as a signed offset, in native words, from the native-word aligned value of the address register.

Table 11 . Instructions Using Full Width Register-indirect Addressing				
Instruction	Address Register	Data Register		
LD	Any	Any		
ST	Any	Any		

Partial Width Register-Indirect

There are no instructions that read a partial word. To read a partial word, you must combine a full width register-indirect read instruction with an extraction instruction, EXT8d, EXT8s, EXT16d (32-bit Nios CPU only) or EXT16s (32-bit Nios CPU only).

Several instructions can write a partial word. Each of these instructions has a static and a dynamic variant. The position within both the source register and the native-word of memory is determined by the low bits of an addressing register. In the case of a static variant, the position within both the source register and the native-word of memory is determined by a 1- or 2-bit immediate operand to the instruction. As with full width register-indirect addressing, the K register is treated as a signed offset in native words from the native-word aligned value of the address register.

The partial width register-indirect instructions all use %r0 as the source of data to write. These instructions are convenient to use in conjunction with the FILL8 or FILL16 (32-bit Nios CPU only) instructions.

Table 1 2 . Instructions Using Partial Width Register-indirect Addressing						
Instruction	Address Register	Data Register	Byte/Half-word Selection			
ST8s	Any	%r0	Immediate			
ST16s*	Any	%r0	Immediate			
ST8d	Any	%r0	Low bits of address register			
ST16d*	Any	%r0	Low bits of address register			

* 32-bit Nios CPU only

Full Width Register-Indirect with Offset

The LDP, LDS, STP and STS instructions can load or store a full nativeword to or from a register using another register to specify an address, and an immediate value to specify an offset, in native words, from that address.

Unlike the LD and ST instructions, which can use any register to specify a memory address, these instructions may each only use particular registers for their address. The LDP and STP instructions may each only use the register %L0, %L1, %L2, or %L3 for their address registers. The LDS and STS instructions may only use the stack pointer, register %sp (equivalent to %o6), as their address register. These instructions each take a signed immediate index value that specifies an offset in native words from the aligned address pointed in the address register.

Table 1 3. Instructions Using Full Width Register-indirect with Offset Addressing						
Instruction	Address Register	Date Register	Offset Range without PFX			
LDP	%L0, %L1, %L2, %L3	Any	-1615 native-words			
LDS	%sp	Any	0255 native-words			
STP	%L0, %L1, %L2, %L3	Any	-1615 native-words			
STS	%sp	Any	0255 native-words			

Partial Width Register-Indirect with Offset

There are no instructions that read a partial word from memory. To read a partial word, you must combine a full width indexed register-indirect read instruction with an extraction instruction, EXT8d, EXT8s, EXT16d (32-bit Nios CPU only) or EXT16s (32-bit Nios CPU only). The STS8s and STS16s (Nios 32 only) use an immediate constant to specify a byte or halfword offset, respectively, from the stack pointer to write the correspondingly aligned partial width of the source register %r0.

These instructions may each only use the stack pointer, register %sp (equivalent to %o6), as their address register, and may only use register %r0 (equivalent to %g0, but must be called %r0 in the assembly instruction) as the data register. These instructions are convenient to use with the FILL8 or FILL16 (32-bit Nios CPU only) instructions.

Table 1 4. Instructions Using Partial Width Register-indirect with Offset Addressing

Instruction	Address Register	Data Register	Byte/Half-word Selection	Index Range
STS8s	%sp	%r0	Immediate	01023 bytes
STS16s*	%sp	%r0	Immediate	0511 half-words

*32-bit Nios CPU only

Program-Flow Control

The topics in this section includes a description of the following:

- Two relative-branch instructions (BR and BSR)
- Two absolute-jump instructions (JMP and CALL)
- Two trap instructions (TRET and TRAP)
- Five conditional instructions (SKP, SKP0, SKP1, SKPRz and SKPRnz)

Relative-Branch Instructions

There are two relative-branch instructions: BR and BSR. The branch target address is computed from the current program-counter (i.e. the address of the BR instruction itself) and the IMM11 instruction field. Details of the branch-offset computation are provided in the description of the BR and BSR instructions. See "BR" on page 42 and "BSR" on page 43. BSR is identical to BR except that the return-address is saved in %o7. Details of the return-address computation are provided in the description of the BSR instruction. Both BR and BSR are unconditional. Conditional branches are implemented by preceding BR or BSR with a SKP-type instruction.

Both BR and BSR instructions have branch delay slot behavior: The instruction immediately following a BR or BSR is executed after BR or BSR, but before the instruction at the branch-target. See "Branch Delay Slots" on page 23 for more information. The branch range of the BR and BSR instructions is forward by 2048 bytes, or backwards by 2046 bytes relative to the address of the BR or BSR instruction.

Absolute-Jump Instructions

There are two absolute (computed) jump instructions: JMP and CALL. The jump-target address is given by the contents of a general-purpose register. The register contents are left-shifted by one and transferred into the PC. CALL is identical to JMP except that the return-address is saved in %o7. Details of the return-address computation are provided in the description of the CALL instruction. Both JMP and CALL are unconditional. Conditional jumps are implemented by preceding JMP or CALL with a SKP-type instruction.

Both JMP and CALL instructions have branch delay slot behavior: The instruction immediately following a JMP or CALL is executed after JMP or CALL, but before the instruction at the jump-target. The LRET pseudo-instruction, which is an assembler alias for JMP %07, is conventionally used to return from subroutines.

Trap Instructions

The Nios processor implements two instructions for software exception processing: TRAP and TRET. See "TRAP" on page 94 and "TRET" on page 95 for detailed descriptions of both these instructions. Unlike JMP and CALL, neither TRAP nor TRET has a branch delay-slot: The instruction immediately following TRAP is not executed until the exception-handler returns. The instruction immediately following TRET is not executed at all as part of TRET's operation.

Conditional Instructions

There are five conditional instructions (SKPs, SKP0, SKP1, SKPRz, and SKPRnz). Each of these instructions has a converse assembler-alias pseudo-instruction (IFs, IF0, IF1, IFRz, and IFRnz, respectively). Each of these instructions tests a CPU-internal condition and then executes the next instruction or not, depending on the outcome. The operation of all five SKP-type instructions (and their pseudo-instruction aliases), are identical except for the particular test performed. In each case, the subsequent (conditionalized) instruction is fetched from memory regardless of the test outcome. Depending on the outcome of the test, the subsequent instruction is either executed or cancelled.

While SKP and IF type conditional instructions are often used to conditionalize jump (JMP, CALL) and branch (BR, BSR) instructions, they can be used to conditionalize any instruction. Conditionalized PFX instructions (PFX immediately after a SKPx or IFx instruction) present a special case; the next two instructions are either both cancelled or both executed. PFX instruction pairs are conditionalized as an atomic unit.

Exceptions

The topics in this section include a description of the following:

- Exception vector table
- How external hardware interrupts, internal exceptions, register window underflow, register window overflow and TRAP instructions are handled
- Direct software exceptions (TRAP) and exception processing sequence

Exception Handling Overview

The Nios processor allows up to 64 vectored exceptions. Exceptions can be enabled or disabled globally by the IE control-bit in the STATUS register, or selectively enabled on a priority basis by the IPRI field in the STATUS register. Exceptions can be generated from any of three sources: external hardware interrupts, internal exceptions or explicit software TRAP instructions.

The Nios exception-processing model allows precise handling of all internally generated exceptions. That is, the exception-transfer mechanism leaves the exception-handling subroutine with enough information to restore the status of the interrupted program as if nothing had happened. Internal exceptions are generated if a SAVE or RESTORE instruction causes a register-window underflow or overflow, respectively.

Exception-handling subroutines always execute in a newly opened register window, allowing very low interrupt latency. The exception handler does not need to manually preserve the interruptee's register contents.

Exception Vector Table

The exception vector table is a set of 64 exception-handler addresses. On a 32-bit Nios CPU each entry is 4 bytes and on a 16-bit Nios CPU each entry is 2 bytes. The base-address of the exception vector table is configurable. When the Nios CPU processes exception number n, it fetches the nth entry from the exception vector table, doubles the fetched value and then loads the results into the PC.

The exception vector table can physically reside in RAM or ROM, depending on the hardware memory map of the target system. A ROM exception vector table will not require run-time initialization.

External Hardware Interrupt Sources

An external source can request a hardware interrupt by driving a 6-bit interrupt number on the Nios CPU irq_number inputs while simultaneously asserting true (1) the Nios CPU irq input pin. The Nios CPU will process the indicated exception if the IE bit is true (1) and the requested interrupt number is smaller than (higher priority than) the current value in the IPRI field of the STATUS register. Control is transferred to the exception handler whose number is given by the irq_number inputs.

External logic for producing the irq_number input and for driving the irq input pin is automatically generated by the Nios SOPC builder software and included in the peripheral bus module PBM outside the CPU. An interrupt-capable peripheral need only generate one or more interruptrequest signals that are combined within the PBM to produce the Nios irq_number and irq inputs.

The Nios irq input is level sensitive. The irq and irq_number inputs are sampled at the rising edge of each clock. External sources that generate interrupts should assert their irq output signals until the interrupt is acknowledged by software (e.g. by writing a register inside the interrupting peripheral to 0). Interrupts that are asserted and then deasserted before the Nios CPU core can begin processing the exception are ignored.

Internal Exception Sources

There are two sources of internal exceptions: register window-overflow and register window-underflow. The Nios processor architecture allows precise exception handling for all internally generated exceptions. In each case, it is possible for the exception handler to fix the exceptional condition and make it behave as if the exception-generating instruction had succeeded.

Register Window Underflow

A register window underflow exception occurs whenever the lowest valid register window is in use (CWP = LO_LIMIT) and a SAVE instruction is issued. The SAVE instruction moves CWP below LO_LIMIT and %sp is set per the normal operation of SAVE. A register window underflow exception is generated, which transfers control to an exception-handling subroutine before the instruction following SAVE is executed.

When a SAVE instruction causes a register window underflow exception, CWP is decremented only once before control is passed to the exceptionhandling subroutine. The underflow exception handler will see CWP = LO_LIMIT – 1. The register window underflow exception is exception number 1. The CPU will not process a register window underflow exception if interrupts are disabled (IE=0) or the current value in IPRI is less than or equal to 1.

The action taken by the underflow exception-handler subroutine depends upon the requirements of the system. For systems running larger or more complex code, the underflow (and overflow) handlers can implement a virtual register file that extends beyond the limits of the physical register file. When an underflow occurs, the underflow handler might (for example) save the current contents of the entire register file to memory and re-start CWP back at HI_LIMIT, allowing room for code to continue opening register windows. Many embedded systems, on the other hand, might wish to tightly control stack usage and subroutine call-depth. Such systems might implement an underflow handler that prints an error message and exits the program.

The programmer determines the nature of and actions taken by the register window underflow exception handler. The Nios software development kit (SDK) includes, and automatically installs by default, a register window underflow handler that virtualizes the register file using the stack as temporary storage.

A register window underflow exception can only be generated by a SAVE instruction. Directly writing CWP (via a WRCTL instruction) to a value less than LO_LIMIT will not cause a register window underflow exception. Executing a SAVE instruction when CWP is already below LO_LIMIT will not generate a register window underflow exception.

Register Window Overflow

A register window overflow exception occurs whenever the highest valid register window is in use (CWP = HI_LIMIT) and a RESTORE instruction is issued. Control is transferred to an exception-handling subroutine before the instruction following RESTORE is executed.

When a register window overflow exception is taken, the exception handler will see CWP at HI_LIMIT. You can think of CWP being incremented by the RESTORE instruction, but then immediately decremented as a consequence of normal exception processing. The register window overflow exception is exception number 2. The action taken by the overflow exception handler subroutine depends upon the requirements of the system. For systems running larger or more complex code, the overflow and underflow handlers can implement a virtual register file that extends beyond the limits of the physical register file. When an overflow occurs, such an overflow handler might (for example) reload the entire contents of the physical register file from the stack and restart CWP back at LO_LIMIT. Many embedded systems, on the other hand, might wish to tightly control stack usage and subroutine call depth. Such systems might implement an overflow handler that prints an error message and exits the program.

The programmer determines the nature of and actions taken by the register window overflow exception handler. The Nios SDK automatically installs by default a register window overflow handler which virtualizes the register file using the stack.

A register window overflow exception can only be generated by a RESTORE instruction. Directly writing CWP (via a WRCTL instruction) to a value greater than HI_LIMIT will not cause a register window overflow exception. Executing a RESTORE instruction when CWP is already above HI_LIMIT will not generate a register window overflow exception.

Direct Software Exceptions (TRAP Instructions)

Software can directly request that control be transferred to an exception handler by issuing a TRAP instruction. The IMM6 field of the instruction gives the exception number. TRAP instructions are always processed, regardless of the setting of the IE or IPRI bits. TRAP instructions do not have a delay slot. The instruction immediately following a TRAP is not executed before control is transferred to the indicated exception-handler. A reference to the instruction following TRAP will be saved in %o7, so that a TRET instruction will transfer control back to the instruction following TRAP at the conclusion of exception processing.

Exception Processing Sequence

When an exception is processed from any of the sources mentioned above, the following sequence occurs:

- 1. The contents of the STATUS register are copied into the ISTATUS register.
- 2. CWP is decremented, opening a new window for use by the exception-handler routine (This is not the case for register window underflow exceptions, where CWP was already decremented by the SAVE instruction that caused the exception).

- 3. IE is set to 0, disabling interrupts.
- 4. IPRI is set with the 6-bit number of the exception.
- 5. The address of the next non-executed instruction in the interrupted program is transferred into %07.
- 6. The start-address of the exception handler is fetched from the exception vector table and written into the PC.
- After the exception handler finishes a TRET instruction is issued to return control to the interrupted program.

Register Window Usage

All exception processing starts in a newly opened register window. This process decreases the complexity and latency of exception handlers because they are not responsible for maintaining the interruptee's register contents. An exception handler can freely use registers %00..%L7 in the newly opened window. An exception handler should not execute a SAVE instruction upon entry. The use of SAVE and RESTORE from within exception handlers is discussed later.

Because the transfer to exception handling always opens a new register window, programs must always leave one register window available for exceptions. Setting LO-LIMIT to 1 guarantees that one window is available for exceptions (The reset value of LO_LIMIT is 1). Whenever a program executes a SAVE instruction that would then use up the last register window (CWP = 0), a register-underflow trap is generated. The register-underflow handler itself will execute in the final window (with CWP = 0).

Correctly written software will never process an exception when CWP is 0. CWP will only be 0 when an exception is being processed, and exception handlers must take certain well-defined precautions before re-enabling interrupts. See "Simple and Complex Exception Handlers" on page 21 for more information.

Status Preservation: ISTATUS Register

When an exception occurs, the interruptee's STATUS register is copied into the ISTATUS register. The STATUS register is then modified (IE set to 0, IPRI set, CWP decremented). The original contents of the STATUS register are preserved in the ISTATUS register. When exception processing returns control to the interruptee, the original program's STATUS register contents are restored from ISTATUS by the TRET instruction. Interrupts are automatically disabled upon entry to an exception handler, so there is no danger of ISTATUS being overwritten by a subsequent interrupt or exception. The case of nested exception handlers (exception handlers that use or re-enable exceptions) is discussed in detail below. Nested exception handlers must explicitly preserve, maintain, and restore the contents of the ISTATUS register before and after enabling subsequent interrupts.

Return-Address

When an exception occurs, execution of the interrupted program is temporarily suspended. The instruction in the interrupted program that was preempted (i.e., the instruction that would have executed, but did not yet execute) is taken as the return-location for exception processing.

The return-location is saved in %o7 (in the exception handler's newly opened register window) before control is transferred to the exception handler. The value stored in %o7 is the byte-address of the return-instruction right-shifted by one place. This value is suitable directly for use as the target of a TRET instruction without modification. Exception handlers will usually execute a TRET %o7 instruction to return control to the interrupted program.

Simple and Complex Exception Handlers

The Nios processor architecture permits efficient, simple exception handlers. The hardware itself accomplishes much of the status- and register-preservation overhead required by an exception handler. Simple exception handlers can substantially ignore all automatic aspects of exception handling. Complex exception handlers (for example, nested exception handlers) must follow additional precautions.

Simple Exception Handlers

An exception handler is considered simple if it obeys the following rules:

- It does not re-enable interrupts.
- It does not use SAVE or RESTORE (either directly or by calling subroutines that use SAVE or RESTORE).
- It does not use any TRAP instructions (or call any subroutines that use TRAP instructions).
- It does not alter the contents of registers %g0..%g7, or %i0..%i7.

Any exception handler that obeys these rules need not take special precautions with ISTATUS or the return address in %07. A simple exception handler need not be concerned with CWP or register-window management.

Complex Exception Handlers

An exception handler is considered complex if it violates any of the requirements of a simple exception handler, listed above. Complex exception handlers allow nested exception handling and the execution of more complex code (e.g. subroutines that SAVE and RESTORE). A complex exception handler has the following additional responsibilities:

- It must preserve the contents of ISTATUS before re-enabling interrupts. For example, ISTATUS could be saved on the stack.
- It must check CWP before re-enabling interrupts to be sure CWP is at or above LO_LIMIT. If CWP is below LO_LIMIT, it must take an action to open up more available register windows (e.g., save the register file contents to RAM), or it must signal an error.
- It must re-enable interrupts subject to the above two conditions before executing any SAVE or RESTORE instructions or calling any subroutines that execute any SAVE or RESTORE instructions.
- Prior to returning control to the interruptee, it must restore the contents of the ISTATUS register, including any adjustments to CWP if the register-window has been deliberately shifted.
- Prior to returning control to the interruptee, it must restore the contents of the interruptee's register window.

Pipeline Implementation

This topics in this section include a description of the following:

- Nios CPU pipeline
- Exposed pipeline branch delay and direct CWP manipulation




Figure 4. Nios CPU Block Diagram


Pipeline Operation

The Nios CPU is pipelined RISC architecture. The pipeline implementation is hidden from software except for branch delay slots and when CWP is modified by a WRCTL direct write. The pipeline stages include:

- Instruction Fetch—the Nios CPU issues an address, and the memory subsystem then returns the instruction stored at the issued address.
- Instruction Decode / Operand Fetch—the fetched instruction is decoded. If there are register operands, they are read from the register file. A dedicated branch-target adder computes the destination address for BR and BSR instructions.
- **Execute**—the operands and control bits are presented to the ALU. The ALU then computes a result.
- Write-back—the ALU result is written back into the destination register when applicable.

Branch Delay Slots

A branch delay slot is defined as the instruction immediately after a BR, BSR, CALL, or JMP instruction. A branch delay slot is executed after the branch instruction but before the branch-target instruction. Table 15 illustrates a branch delay-slot for a BR instruction.



After branch instruction (b) is taken, instruction (c) is executed before control is transferred to the branch target (e). The execution sequence of the above code fragment would be (a), (b), (c), and (e). Instruction (c) is instruction (b)'s branch delay slot. Instruction (d) is not executed. Most instructions can be used as a branch delay slot except for those listed below:

	BR RSR CALL IF1 IFO IFRnz IFS JMP LRET PFX RET
-	
	IFS
	5
	LRET
	1171
	RET
	SKP1
	SKPO
	SKPRnz
	SKPRz
	SKPS
	TRET
	TRAP

Direct CWP Manipulation

Every WRCTL instruction that modifies the STATUS register (%ctl0) must be followed by a NOP instruction.

1
Ē
ľ
I
-

Table 1 6 . Notation Details

Notation	Meaning	Notation	Meaning
$X \gets Y$	X is written with Y	X >> n	The value X after being right-shifted n bit positions
$\varnothing \leftarrow e$	Expression e is evaluated, and the result is discarded	X << n	The value X after being left-shifted n bit positions
RA	One of the 32 visible registers, selected by the 5-bit a-field of the instruction word	bnX	The n th byte (8-bit field) within the full-width value X. ${}^{b0}X = X[70],$ ${}^{b1}X = X[158], {}^{b2}X = X[2316], and$ ${}^{b3}X = X[3124]$
RB	One of the 32 visible registers, selected by the 5-bit b-field of the instruction word	hnX	The n th half-word (16-bit field) within the full-width value X. $^{h0}X = X[150]$, $^{h1}X = X[3116]$
RP	One of the 4 pointer-enabled (P-type) registers, selected by the 2-bit p-field of the instruction word	X & Y	Bitwise logical AND
IMMn	An n-bit immediate value, embedded in the instruction word	X Y	Bitwise logical OR
К	The 11-bit value held in the K register. (K can only be set by a PFX instruction)	X⊕Y	Bitwise logical exclusive OR
0xnn.mm	Hexadecimal notation (decimal points not significant, added for clarity)	~X	Bitwise logical NOT (one's complement)
X : Y	Bitwise-concatenation operator. e.g.: (0x12 : 0x34) = 0x1234	IXI	The absolute value of X (i.e. –X if (X < 0), X otherwise).
{e1, e2}	Conditional expression. Evaluates to e2 if previous instruction was PFX, e1 otherwise	Mem32[X]	The aligned 32-bit word value stored in external memory, starting at byte address X
σ(X)	X after being sign-extended into a full register-sized signed integer	Mem16[X]	The aligned 16-bit half-word value stored in external memory, starting at byte- address X
X[n]	The n th bit of X (n = 0 means LSB)	align16(X)	X & 0xFF.FE, which is the integer value X forced into half-word alignment via truncation
X[nm]	Consecutive bits n through m of X	align32(X)	X & 0xFF.FF.FF.FC, which is the integer value X forced into full-word alignment via truncation
С	The C (carry) flag in the STATUS register		
CTLk	One of the 2047 control registers selected by K		

Overview

Instruction Format (Sheet 1 of 2)

RR	15	14	13	12	, 11	10	9	8	7	6	5	4	3	2	1	0
			op	o6				В					А			
Ri5	15	14		12	11	10	9	8	7	6	5	4	3		1	0
			op	06					IMM5			А				
Ri4	15	14		12		10	9			6	5	4	3		1	0
			op	56			0		IM	IM4				А		
RPi5		14		12	11		9	8		6	5	4	3		1	0
		op	04		ŀ	D			В					А		
Ri6	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.10	10		op5					IMN		•	0		•	A	<u> </u>	Ű
			000			l										
Ri8	15	14	13	12	11			8	7	6	5	4	3	2	1	0
		ор3					IN	IM8						А		
i9	15			12	11	10	9	8	7	6	5	4	3	2	1	0
			op	56							IMM9					0
i10	15			12			9	8	7	6			3	2	1	0
			op	6							IMN	/10				
i11	15	14		12	11	10	9	8	7		5		3	2	1	0
			op5							I	MM11					
Ri1u	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							-	op3u	-	IMM1u	0		-	A		-
l			°r				l			+ +						
Ri2u	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				6				op3u		IMN	l2u			А		

Overview

Instru	Instruction Format (Sheet 2 of 2)															
i8v	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	op6						ор	2v				IM	/8v			
i6v	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	op6						ор	2v	0	0			IMN	∕/8v		
Rw	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			op	o6				op5w					A			
i4w	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			op	56					op5w			0		IMN	/14w	
w	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ор6							op5w					0	0	0	0

Opcode	Mnemonic	Format	Summary
000000	ADD	RR	$RA \leftarrow RA + RB$
			Flags affected: N, V, C, Z
000001	ADDI	Ri5	$RA \leftarrow RA + (0 \times 00.00 : K : IMM5)$
			Flags affected: N, V, C, Z
000010	SUB	RR	$RA \leftarrow RA - RB$
			Flags affected: N, V, C, Z
000011	SUBI	Ri5	$RA \leftarrow RA - (0 \times 00.00 : K : IMM5)$
			Flags affected: N, V, C, Z
000100	CMP	RR	$\varnothing \leftarrow RA - RB$
			Flags affected: N, V, C, Z
000101	CMPI	Ri5	$\varnothing \leftarrow RA - (0 \times 00.00 : K : IMM5)$
			Flags affected: N, V, C, Z
000110	LSL	RR	$RA \leftarrow (RA << RB \ [40]),$
			Zero-fill from right
000111	LSLI	Ri5	$RA \leftarrow (RA << IMM5),$
001000	1.00		Zero-fill from right
001000	LSR	RR	RA ← (RA >> RB [40]), Zero-fill from left
001001	LSRI	Ri5	
001001	LSRI	RID	$RA \leftarrow (R >> IMM5),$ Zero-fill form left
001010	ASR	BB	$RA \leftarrow (RA >> RB [40]),$
001010	, lon		Fill from left with RA[31]
001011	ASRI	Ri5	$RA \leftarrow (RA >> IMM5),$
			Fill from left with RA[31]
001100	MOV	RR	$RA \leftarrow RB$
001101	MOVI	Ri5	RA ← (0×00.00 : K : IMM5)
001110	AND	RR	RA ← RA & {RB, (0×00.00 : K : IMM5)}
		Ri5	Flags affected: N, Z
001111	ANDN	RR,	RA ← RA & ~({RB, (0×00.00 : K : IMM5)})
		Ri5	Flags affected: N, Z
010000	OR	RR,	RA ← RA {RB, (0×00.00 : K : IMM5)}
		Ri5	Flags affected: N, Z
010001	XOR	RR,	RA ← RA ⊕ {RB, (0×00.00 : K : IMM5)}
		Ri5	Flags affected: N, Z
010010	BGEN	Ri5	$RA \leftarrow 2^{IMM5}$
010011	EXT8d	RR	$RA \leftarrow (0 \times 00.00.00 : {}^{bn}RA)$ where $n = RB[10]$
010100	SKP0	Ri5	Skip next instruction if: (RA [IMM5] == 0)
010101	SKP1	Ri5	Skip next instruction if: (RA [IMM5] == 1)
010110	LD	RR	$RA \leftarrow Mem32 [align32(RB + (\sigma(K) \times 4))]$

Í

Overview

Opcode	Mnemonic	Format	Summary
010111	ST	RR	Mem32 [align32(RB + ($\sigma(K) \times 4$))] \leftarrow RA
011000	STS8s	i10	^{bn} Mem32 [align32(%sp + IMM10)] \leftarrow ^{bn} %r0 where $n = IMM10[10]$
011001	STS16s	i9	^{hn} Mem32 [align32(%sp + IMM9 \times 2)] \leftarrow ^{hn} %r0 where <i>n</i> = IMM9[0]
011010	EXT16d	RR	$RA \leftarrow (0 \times 00.00 : {}^{hn}RA)$ where $n = RB[1]$
011011	MOVHI	Ri5	^{h1} RA \leftarrow (K : IMM5), ^{h0} RA unaffected
011100			
011101000	EXT8s	Ri2u	$RA \leftarrow (0 \times 00.00.00 : {}^{bn}RA)$ where $n = IMM2u$
011101001	EXT16s	Ri1u	$RA \leftarrow (0 \times 00.00 : {}^{hn}RA)$ where $n = IMM1u$
011101010			
011101011			
011101100	ST8s	Ri2u	^{bn} Mem32 [align32(RA + ($\sigma(K) \times 4$))] \leftarrow ^{bn} %r0 where <i>n</i> = IMM2u
011101101	ST16s	Ri1u	^{hn} Mem32 [align32(RA + ($\sigma(K) \times 4$))] \leftarrow ^{hn} %r0 where <i>n</i> = IMM1u
01111000	SAVE	i8v	$CWP \leftarrow CWP - 1; \ \%sp \leftarrow \%fp - (IMM8v \times 4)$ If (old-CWP == LO_LIMIT) {TRAP #1}
01111001	TRAP	i6v	$\begin{split} \text{ISTATUS} &\leftarrow \text{STATUS}; \text{ IE} \leftarrow 0; \text{ CWP} \leftarrow \text{CWP} - 1; \\ \text{IPRI} &\leftarrow \text{IMM6v}; \%\text{r15} \leftarrow ((\text{PC} + 2) >> 1); \\ \text{PC} &\leftarrow \text{Mem32} \left[\text{VECBASE} + (\text{IMM6v} \times 4)\right] \times 2 \end{split}$
01111100000	NOT	Rw	$RA \leftarrow \simRA$
01111100001	NEG	Rw	$RA \leftarrow 0 - RA$
01111100010	ABS	Rw	$RA \leftarrow IRAI$
01111100011	SEXT8	Rw	$RA \leftarrow \sigma(^{b0}RA)$
01111100100	SEXT16	Rw	$RA \leftarrow \sigma(^{h0}RA)$
01111100101	RLC	Rw	$C \leftarrow msb$ (RA); RA \leftarrow (RA << 1) : C Flag affected: C
01111100110	RRC	Rw	$C \leftarrow RA[0]; RA \leftarrow C : (RA >> 1)$ Flag affected: C
01111100111			-
01111101000	SWAP	Rw	$RA \leftarrow {}^{h0}RA : {}^{h1}RA$
01111101001			
01111101010			
01111101011			
01111101100			
01111101101	RESTORE	w	$CWP \leftarrow CWP + 1$; if (old-CWP == HI_LIMIT) {TRAP #2}
01111101110	TRET	Rw	$PC \leftarrow (RA \times 2); STATUS \leftarrow ISTATUS$

Opcode	Mnemonic	Format	Summary
01111101111			
01111110000	ST8d	Rw	^{bn} Mem32 [align32(RA +($\sigma(K) \times 4$))] \leftarrow ^{bn} %r0 where $n = RA[10]$
01111110001	ST16d	Rw	^{hn} Mem32 [align32(RA + ($\sigma(K) \times 4$))] \leftarrow ^{hn} %r0 where $n = RA[1]$
01111110010	FILL8	Rw	%r0 ← (^{b0} RA : ^{b0} RA : ^{b0} RA : b ⁰ RA)
01111110011	FILL16	Rw	%r0 ← (h0 RA : h0 RA)
01111110100	MSTEP	Rw	if (%r0[31] == 1) then %r0 ← (%r0 << 1) + RA else %r0 ← (%r0 << 1)
01111110101			
01111110110	SKPRz	Rw	Skip next instruction if:(RA ==0)
01111110111	SKPS	i4w	Skip next instruction if condition encoded by IMM4w is true
01111111000	WRCTL	Rw	$CTLk \leftarrow RA$
01111111001	RDCTL	Rw	$RA \leftarrow CTLk$
01111111010	SKPRnz	Rw	Skip next instruction if: (RA ! = 0)
01111111011			
01111111100			
01111111101			
01111111110	JMP	Rw	$PC \leftarrow (RA \times 2)$
01111111111	CALL	Rw	$R15 \leftarrow ((PC + 4) >> 1); PC \leftarrow (RA \times 2)$
100000	BR	i11	$PC \leftarrow PC + ((\sigma(IMM11) + 1) \times 2)$
100001			
100010	BSR	i11	$PC \leftarrow PC + ((\sigma(IMM11) + 1) \times 2);$ %r15 \leftarrow ((PC + 4) >> 1)
100010	BSR	i11	$\begin{array}{l} PC \leftarrow PC + ((\sigma(IMM11) + 1) \times 2); \\ \$r15 \leftarrow ((PC + 4) >> 1) \end{array}$
10011	PFX	i11	$K \leftarrow IMM11$ (K set to zero after next instruction)
1010	STP	RPi5	$Mem32[align32(RP + (\sigma(K : IMM5) \times 4))] \leftarrow RA$
1011	LDP	RPi5	$RA \leftarrow Mem32 \; [align32(RP + (\sigma(K:IMM5) \times 4))]$
110	STS	Ri8	$Mem32[align32(\%sp + (IMM8 \times 4))] \leftarrow RA$
111	LDS	Ri8	$RA \leftarrow Mem32 [align32(%sp + (IMM8 \times 4))]$

The following pseudo-instructions are generated by nios-elf-gcc (GNU compiler) and understood by nios-elf-as (GNU assembler).

Psuedo-Instruction	Equivalent Instruction	Notes
LRET	JMP %07	LRET has no operands
RET	JMP %i7	RET has no operands
NOP	MOV %g0,%g0	NOP has no operands
IF0 %rA,IMM5	SKP1 %rA,IMM5	
IF1 %rA,IMM5	SKP0 %rA,IMM5	
IFRz %rA	SKPRnz %rA	
IFRnz %rA	SKPRnz %rA	
IFS cc_c	SKPS cc_nc	
IFS cc_nc	SKPS cc_c	
IFS cc_z	SKPS cc_nz	
IFS cc_nz	SKPS cc_z	
IFS cc_mi	SKPS cc_pl	
IFS cc_pl	SKPS cc_mi	
IFS ccge	SKPS cc_lt	
IFS cc_lt	SKPS cc_ge	
IFS cc_le	SKPS cc_gt	
IFS cc_gt	SKPS cc_le	
IFS cc_v	SKPS cc_nv	
IFS cc_nv	SKPS cc_v	
IFS cc_ls	SKPS cc_hi	
IFS cc_hi	SKPS cc_ls	

Table 18. GNU Compiler/Assembler Pseudo-instructions

The following operators are understood by nios-elf-as. These operators may be used with constants and symbolic addresses, and can be correctly resolved either by the assembler or the linker.

Operator	Description	Operation
%lo(<i>x</i>)	Extract low 5 bits of x.	<i>x</i> & 0×0000001f
%hi(<i>x</i>)	Extract bits 515 of x.	(<i>x</i> >> 5) & 0×000007ff
%xlo(<i>x</i>)	Extract bits 1620 of x.	(x>>1 (x>>16) & 0×0000001f
%xhi(<i>x</i>)	Extract bits 2131 of x.	(<i>x</i> >> 21) & 0×000007ff
<i>x</i> @h	Half-word address of x.	<i>x</i> >> 1





This section provides a detailed description of the 32-bit Nios CPU instructions. The descriptions are arranged in alphabetical order according to instruction mnemonic. Each instruction page includes the following information:

- Instruction mnemonic and description
- Description of operation
- Assembler syntax
- Syntax example
- Operation description
- Prefix actions
- Condition codes
- Instruction format
- Instruction fields

The Δ symbol found in the condition code flags table indicates flags are changed by the instruction.

ABS

Absolute Value

Operation:	$RA \leftarrow IRAI$											
Assembler Syntax:	ABS %rA											
Example:	BS %r6											
Description:	Calculate the absolute value of RA; store the result in RA.											
Condition Codes:	Flags: Unaffected											
	N V Z C											
Instruction Format:	Rw											
Instruction Fields:	A = Register index of operand RA											
15 14 13	11 10 9 8 7 6 5 4 3 2 1 0											
0 1 1	1 1 0 0 0 1 0 A											

2

טפו

ADD Add Without Carry

Opera	tion:			RA	←RA	+ RE	5						$RA \leftarrow RA + RB$												
Assen	nbler S	Syntax:		ADE) %rA,	%rB	5																		
Exam	ple:			ADE	ADD %L3,%g0 ; ADD %g0 to %L3																				
Descr	iption:			Add	Adds the contents of register A to register B and stores the result in register A.																				
Condi	tion Co	odes:		Flag	Flags:																				
				Ν	-																				
				Δ	Δ Δ Δ Δ																				
				N: F	N: Result bit 31																				
				V: 5	Signed	arith	meti	c ove	erflow																
				Z: S	Set if re	sult	is ze	ro; cl	eared o	therwis	e														
				C: 0	Carry-o	ut of	f add	lition																	
Instru	ction F	ormat		RR																					
Instru	ction F	ields:		A =	Regist	er in	dex	of RA	operar	d															
				B =	Regist	er in	dex	of RE	8 operar	d															
15	14	13	12	11	10	9)	8	7	6	5	4	3	2	1	0									
0	0	0	0	0	0 0 B A																				

ADDI

Add Immediate

Opera	ation:			RA	$\leftarrow RA \cdot$	+ (0x00	.00 : K	: IMM5)							
Asser	nbler S	Syntax:		ADI	DI %rA	,IMM5									
Exam	ple:			Not	t prece	ded by	PFX:								
				ADI	DI %L5	,6;	add 6	to %I	5						
				Pre	ceded	by PF)	K :								
					K %hi(
					5			; ADI	0 1000) to %	g3				
Descr	iption:				t prece										
							iate val	ue to re	gister A	A, stores	s result	in regis	ster A. I	MM5 is	in the
					ge [03	-	.								
					ceded	•		io outor	dod fr	om E to				+:+	-
				The immediate operand is extended from 5 to 16 bits by concatenating											
					contents of the K-register (11 bits) with IMM5 (5 bits). The 16-bit immediate value (K : IMM5) is zero-extended to 32 bits and added to register A.										
Cond	ition C	odes:		•	Flags:										
oona		0400.		N	yu. V	z c									
				Δ	Δ		_								
					Result b										
							stic ove	orflow							
					0	J-arithmetic overflow									
				Z: Set if result is zero; cleared otherwise C: Carry-out of addition											
Instru	ction F	ormat		Ri5		at of at									
	ction F	••••••		-	-										
msuu		leius.		A = Register index of RA operand IMM5 = 5-bit immediate value											
				IIVIII	10 - 01		culate	vuide							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	U	0	, IMM5	U	0	-	0	A	•	<u> </u>
U	U	U	U	U	'			GININI					~		

AND Bitwise Logical AND

Operation:	Not preceded by PFX: RA ← RA & RB Preceded by PFX: RA ← RA & (0x00.00 : K : IMM5)
Assembler Syntax:	Not preceded by PFX: AND %rA,%rB Preceded by PFX: PFX %hi(const) AND %rA,%lo(const)
Example:	Not preceded by PFX: AND %g0,%g1 ; %g0 gets %g1 & %g0 Preceded by PFX: PFX %hi(16383) AND %g0,%lo(16383) ; AND %g0 with 16383
Description:	Not preceded by PFX: Logically-AND the individual bits in RA with the corresponding bits in RB; store the result in RA. Preceded by PFX: When prefixed, the RB operand is replaced by an immediate constant formed by concatenating the contents of the K-register (11 bits) with IMM5 (5 bits). This 16-bit value (zero-extended to 32 bits) is bitwise-ANDed with RA, and the result is written back into RA.
Condition Codes:	N V Z C Δ - Δ - N: Result bit 31 Z: Set if result is zero, cleared otherwise
Instruction Format:	RR, Ri5
Instruction Fields:	A = Register index of RA operand B = Register index of RB operand IMM5 = 5-bit immediate value
Not preceded by PFX (RR)	
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
0 1 0 0	0 0 B A
Preceded by PFX (Ri5)	i
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
0 1 1 0	0 0 IMM5 A

ANDN

Bitwise Logical AND NO T

Opera	tion:			RA Pre	← RA ceded	by PF)	(:	K : IMM	5)						
Assen	nbler S	Syntax:		ANI Pre PF2	ON %r7 ceded K %hi	ded by A,%rB by PF) (const A,%lo((:)	.)							
Examı	ple:			ANI Pre PF2	DN %g(ceded & %hi	by PFX: (16384	; %g0 ;)	gets	-	-		g0			
Descr	iption:			Log con Pre Wh con 16-	ically-A pleme ceded en pref catena bit valu	ent of RI by PFX fixed, the tting the e is zero	e indivi B; store (: e RB c conte conte	dual bits the res perand nts of th nded to ritten ba	sult in I is repla e K-re 32 bits,	RA. aced by gister (, then bi	an imn 11 bits)	nediate with IN	consta //M5 (5	int form bits). T	ed by This
Condi	tion Co	odes:			V – Result I			eared o	therwis	Se					
Instru Instru			:	A = B =	Regist		c of op	erand R erand R value							
Not pr	ecede	d by P	FX (RR		10 - 0		Sulate	Value							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0			В					А		
Prece	ded bv	PFX (Ri5)		!	!					!				
15	•	13		11	10	9	8	7	6	5	4	3	2	1	0

I

2

טפו

ASR Arithmetic Shift Right

Operation: Assembler S Example: Description:	yntax:		ASF ASF Arit	R %rA, R %L3, hmetica	%rB %g0 ; ally shif	shif t right t	ill from t %L3 he value	right ein RA	by १ by the	g0 bi value o	f RB; s			
					ne dep	•	red. If t on the o				s 31, R	2 1	oe zero 0	or
				сору	bit 31	• - • •						• +	•	
Condition Co	odes:		Flag N	gs: Una V	iffected Z C									
Instruction F	ormat		RR											
Instruction Fi	ields:			-			operar							
			B =	Regist	er inde	x of RB	operar	d						
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	1	0	1	0			В					Α		

ASRI

Arithmetic Shift Right Immediate

Operation: Assembler Syntax: Example: Description:	RA ← (RA >> IMM5), fill from left with RA[31] ASRI %rA, IMM5 ASRI %i5,6 ; shift %i5 right 6 bits Arithmetically shift right the contents of RA by IMM5 bits. If IMM5 is 31, RA will be zero or negative one depending on the original sign of RA.
	31 30 29 28 2 1 0 copy bit 31
Condition Codes:	Flags: Unaffected N V Z C - -
Instruction Format:	Ri5
Instruction Fields:	A = Register index of RA operand IMM5 = 5-bit immediate value
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
0 0 1 0	1 1 IMM5 A

BGEN Bit Generate

А

Opera	tion:			RA •	← 2 ^{IMM5}										
Assen	nbler S	yntax:		BGE	N %rA	,IMM5									
Exam	ple:			BGE	N %g7	,6;	set %	g7 to	64						
Descr	iption:						• •	wer-of- ngle bit			•	•		M5. Thi	s is
Condi	tion Co	odes:		Flag	s: Unat	fected									
				N _	V -	z c	;								
Instru	ction F	ormat:		Ri5											
Instru	ction F	ields:			Registe 5 = 5-b			operar value	ld						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

IMM5

2

0

1

0

0

1

BR

Branch

Operation:	$PC \leftarrow PC + ((\sigma(IMM11) + 1) << 1)$
Assembler Syntax:	BR addr
Example:	BR MainLoop
	NOP ; (delay slot)
Description:	The offset given by IMM11 is interpreted as a signed number of half-words
	(instructions) relative to the instruction immediately following BR. Program control is transferred to instruction at this offset.
Condition Codes:	
Condition Codes:	Flags: Unaffected
Delay Slot Behavior:	The instruction immediately following BR (BR's delay slot) is executed after BR,
	but before the destination instruction. There are restrictions on which instructions
	may be used as a delay slot. (Refer to "Branch Delay Slots" on page 23)
Instruction Format:	i11
Instruction Fields:	IMM11 = 11-bit immediate value
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
1 0 0 0	0 IMM11

BSR Branch To Subroutine

PC ← PC + ((σ(IMM11) + 1) << 1) Assembler Syntax: BSR addr Example: BSR SendCharacter NOP ; (delay slot) Description: The offset given by IMM11 is interpreted as a signed number of half-	ram control Idress of the quent
Example: BSR SendCharacter NOP ; (delay slot)	ram control Idress of the quent
NOP ; (delay slot)	ram control Idress of the quent
	ram control Idress of the quent
Description: The offset given by IMM11 is interpreted as a signed number of helf y	ram control Idress of the quent
(instructions) relative to the instruction immediately following BR. Proguis transferred to instruction at this offset. The return-address is the address of the second subseq instruction. The return-address is shifted right one bit and stored in % right-shifted value stored in %o7 is a destination suitable for direct us without modification.	
Condition Codes: Flags: Unaffected	
N V Z C 	
Delay Slot Behavior: The instruction immediately following BSR (BSR's delay slot) is exect BSR, but before the destination instruction. There are restrictions on instructions may be used as a delay slot. (Refer to "Branch Delay Slot page 23)	which
Instruction Format: i11	
Instruction Fields: IMM11 = 11-bit immediate value	
15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
1 0 0 0 1 IMM11	

CALL Call Subroutine

Operation: %o7 \leftarrow ((PC + 4) >> 1) $PC \leftarrow (RA \ll 1)$ **Assembler Syntax:** CALL %rA Example: CALL %g0 NOP ; (delay slot) **Description:** The value of RA is shifted left by one and transferred into PC. RA contains the address of the called subroutine right-shifted by one bit. The return-address is the address of the second subsequent instruction. Return-address is shifted right one bit and stored in %o7. The right-shifted value stored in %o7 is a destination suitable for direct use by JMP without modification. **Condition Codes:** Flags: Unaffected Ν v Ζ С _ _ _ The instruction immediately following CALL (CALL's delay slot) is executed after **Delay Slot Behavior:** CALL, but before the destination instruction. There are restrictions on which instructions may be used as a delay slot. (Refer to "Branch Delay Slots" on page 23) **Instruction Format:** Rw **Instruction Fields:** A = Register index of operand RA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 1 1 1 1 1 1 1 А

CMP Compare

Operation:			Ø÷	– RA –	RB									
Assembler Sy	/ntax		CMP	°%rA,	%rB									
Example:			CMF	°%g0,	%g1 ;	set	flags	by %g	y0 - %	:g1				
Description:							RB fror subtract	,						ition
Condition Cod	les:		Flag	js:										
			Ν	V	z c	;								
			Δ	Δ	Δ									
			N: F	Result b	oit 31									
			V: 5	Signed-	arithme	etic ove	erflow							
			Z: S	et if re	sult is a	zero; cle	eared o	therwis	e					
			C: 5	Set if th	ere wa	s a bor	row from	m the s	ubtract	ion; cle	ared of	therwise	е	
Instruction Fo	rmat:		RR											
Instruction Fie	elds:		A =	Regist	er inde	x of RA	operar	nd						
				•			, s operar							
				5										
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0	1	0	0			В					А		

CMPI

Compare Immediate

Opera	tion:			Ø	← RA –	(0x00.	00 : K :	IMM5)							
Asser	nbler S	Syntax:		CMI	PI & %	rA,IM	IM5								
Exam	ple:			Not	prece	ded by	/ PFX:								
					PI %i3 ceded l			are %	L3 to	24					
					K %hi(PI %i4	,									
Descr	iption:			Not	prece	ded by	/ PFX:								
				Sub	otract a	5-bit in	nmedia	te value	given l	by IMM	5 from	RA, an	d disca	rd the	result.
								accordi	ng to th	ie subti	raction.	RA is I	not alte	red.	
					ceded b	5									
								is exter						•	
							•	r (11 bit ded to 3	,	```	,				
				``	,			discard					17.00	Gillon	coues
Condi	tion C	odes:		Fla	ารา										
•••••				N	V	zc	2								
				Δ	Δ										
				N: I	Result b	oit 31									
				V: 5	Signed-	arithme	etic ove	erflow							
				Z: 8	Set if re	sult is a	zero; cl	eared o	therwis	e					
				C: \$	Set if th	ere wa	is a bor	row fror	n the s	ubtract	ion; cle	ared of	therwis	е	
Instru	ction F	ormat		Ri5											
Instru	ction F	ields:		A =	Regist	er inde	x of RA	operar	nd						
				IMN	/15 = 5-l	oit imm	ediate	value							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0	1			IMM5					А		

EXT16D Half-Word Extract (Dynamic)

 $RA \leftarrow (0x00.00: {}^{hn}RA)$ where n = RB[1]**Operation: Assembler Syntax:** EXT16d %rA,%rB Example: LD %i3,[%i4] ; get 32 bits from [%i4 & 0xFF.FF.FF.FC] EXT16d %i3,%i4 ; extract short int at %i4 **Description:** Extracts one of the two half-words in RA. The half-word to-be-extracted is chosen by bit 1 of RB. The selected half-word is written into bits 15..0 of RA, and the more-significant bits 31..16 are set to zero. 16 15 31 0 RA half word 1 half word 0 before RB[1..0] RA ----- 0 -----half word n after 31 16 15 0 **Condition Codes:** Flags: Unaffected Ν v Ζ С _ Instruction Format: RR Instruction Fields: A = Register index of operand RA B = Register index of operand RB 15 14 13 12 11 10 9 8 7 6 4 3 2 0 5 1 0 1 1 0 1 0 в A

2

SEL

Altera Corporation

EXT16S


Half-Word Extract (Static)

Operation: Assembler Syntax: Example: Description:

....

RA ← (0x00.00 : ^{hn}RA) where n = IMM1 EXT16s %rA, IMM1 EXT16s %L3,1 ; %L3 gets upper short int of itself Extracts one of the two half-words in RA. The half-word to-be-extracted is chosen by the one-bit immediate value IMM1. The selected half-word is written into bits

15..0 of RA, and the more significant bits 31..16 are set to zero.



Condition C	odes:		Flag	gs: Una	ffected									
			Ν	V	Z C	;								
			_	-										
Instruction F	ormat	:	Ri1	u										
Instruction F	ields:			Regist		•		RA						
			IMN	11 = 1-ł	oit imm	ediate	value							
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 1	1	1	0	1	0	0	1	IMM1	0			Α		

EXT8D Byte-Extract (Dynamic)

 $RA \leftarrow (0x00.00.00 : {}^{bn}RA)$ where n = RB[1..0]**Operation: Assembler Syntax:** EXT8d %rA,%rB Example: LD %g4,[%i0] ; get 32 bits from [%i0 & 0xFF.FF.FC] EXT8d %g4,%i0 ; extract the particular byte at %i0 **Description:** Extracts one of the four bytes in RA. The byte to-be-extracted is chosen by bits 1..0 of RB (byte 3 being the most-significant byte of RA). The selected byte is written into bits 7..0 of RA, and the more-significant bits 31..8 are set to zero. 24 23 16 15 7 31 8 0 RA byte 2 byte 1 byte 0 byte 3 before RB[1..0] RA 0 ----byte n after 31 8 7 0 **Condition Codes:** Flags: Unaffected Ν С V Ζ _ Instruction Format: RR Instruction Fields: A = Register index of operand RA B = Register index of operand RB 15 13 12 10 9 0 14 11 8 7 6 5 4 3 2 1 0 1 0 0 1 1 в А

EXT8S Byte-Extract (Static)

Operation: Assembler Syntax: Example: **Description:**

set to zero.

after 31

 $RA \leftarrow (0x00.00.00 : {}^{bn}RA)$ where n = IMM2EXT8s %rA,IMM2 EXT8s %g6,3 ; %g6 gets the 3rd byte of itself Extracts one of the four bytes in RA. The byte to-be-extracted is chosen by the immediate value IMM2 (byte 3 being the most-significant byte of RA). The selected byte is written into bits 7..0 of RA, and the more-significant bits 31..8 are

> 31 24 23 16 15 8 7 0 RA byte 0 byte 3 byte 2 byte 1 before IMM2 RA

byte n

0

7

8

----- 0 ------

Condition Codes:	Flag	ıs: Ur	naffeo	cted
	Ν	V	Z	С
	_	-	-	-
Instruction Format:	Ri2u	ı		
Instruction Fields:		0		ndex (imme

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	0	1	0	0	0	IM	M2			А		

FILL16 Half-Word Fill

Operation: Assembler Syntax: Example: Description:	The least signif	%rA %i3 ; ficant ha	%r0 gets 2 cop ;firstopera lf-word of RA is co allowed destination	ndmustbe%r pied into both	n half-word positions
	RA before R0 after	31 31	half word 1		0 vord 0 vord 0 0
Condition Codes: Instruction Format:	Flags: Unaffect N V Z 	ed C -			

Instruction Fields:

A = Register index of operand RA


15		-				-	-		-	-	-		0
0	1	1	1	1	1	1	0	0	1	1		А	

FILL8

Byte-Fill

Operation:	$R0 \leftarrow ({}^{b0}RA : {}^{b0}RA : {}^{b0}RA : {}^{b0}RA)$
Assembler Syntax:	FILL8 %r0,%rA
Example:	FILL8 %r0,%o3 ; %r0 gets 4 copies of %o3[07]
	;firstoperandmustbe%r0
Description:	The least-significant byte of RA is copied into all four byte-posit

The least-significant byte of RA is copied into all four byte-positions in %r0. %r0 is the only allowed destination operand for FILL instructions.



Condi	tion Co	odes:		Flag N	gs: Una V –	Iffected Z C									
	ction F ction F	Format Fields	:	Rw A =	Regist	er inde:	k of ope	erand F	A						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	1	1	0	0	1	0			А		

JMP Computed Jump

Operation:	$PC \leftarrow$	(RA <<	:1)											
Assembler Syntax:	JMP	%rA												
Example:	JMP	%o7 ;	ret	urn										
	NOP	; (de]	lay	slot)										
Description:	•	to the	•		•	• •			that the	e target	addres	s will		
	alway	ys be ha	alf-wo	rd aligi	ned for	any va	lue of F	łA.						
Condition Codes:	Flags	s: Unaffe	ected											
	N _	V Z C 												
Delay Slot Behavior:	JMP,	but bef actions r	ore th	ne dest	ination	instruc	tion. Th	nere are	restric	tions o	n which	า		
Instruction Format:	Rw													
Instruction Fields:	A = F	Register	index	c of ope	erand F	A								
		.												
15 14 13 12	11	11 10 9 8 7 6 5 4 3 2 1 0												
0 1 1 1	1	1 1 1 1 1 1 0 A												

LD

Load 32-bit Data From Memory

Opera	tion:			RA	a prece ← Men ceded	132[alig	, gn32(RB)]									
						-	gn32(RB +	- σ(K)	×4))]							
Asser	nbler S	yntax:		LD	%rA,[%rB]										
Exam	ple:			Not	prece	ded by	/ PFX:									
					%g0,[ceded		; load X:	word	l at	[%i3]	int	o %g0)			
				PFX	ζ 7		; word	offs	set							
				LD	%g0,[%i3]	; load	word	l at	[%i3+2	28]	into	%g0			
Descr	iption:			Not	prece	ded by	/ PFX:									
				alig Pre The	ned ad ceded value	dress (by PF in K is	ita value f given by l X: sign-exte the base	oits 31 ended	2 of and u	RB (the	two a wo	LSBs rd-sca	of RB a led, sig	are iç gned	gnored offset	l). . This
				the	resultir	ng word	d-aligned	addre	ess.							
Condi	tion Co	odes:		Flag	gs: Una	ffected	b									
				N _	V -	Z (-									
Instru	ction F	ormat	:	RR												
Instru	ction F	ields:			0		ex of oper ex of oper									
15	14	13	12	11	10	9	8	7	6	5	4	3	8 2	2	1	0
0	1	0	1	1	0			В					A	A		

LDP

Load 32-bit Data From Memory (Pointer Addressing Mode)

Operation:	Not preceded by PFX:
	$RA \leftarrow Mem32[align32(RP + (IMM5 \times 4))]$
	Preceded by PFX:
	$RA \leftarrow Mem32[align32(RP + (\sigma(K : IMM5) \times 4))]$
Assembler Syntax:	LDP [%rP,IMM5],%rA
Example:	Not preceded by PFX:
	LDP %03,[%L2,3] ; Load %03 from [%L2 + 12]
	;secondregisteroperandmustbe
	;oneof%L0,%L1,%L2,or%L3
	Preceded by PFX:
	PFX %hi(100)
	LDP %03,[%L2,%lo(100)] ; load %03 from [%L2 + 400]
Description:	Not preceded by PFX:
	Loads a 32-bit data value from memory into RA. Data is always read from a word-
	aligned address given by bits 312 of RP (the two LSBs of RP are ignored) plus
	a 5-bit, unsigned, word-scaled offset given by IMM5.
	This instruction is similar to LD, but additionally allows a positive 5-bit offset to be
	applied to any of four base-pointers in a single instruction. The base-pointer must
	be one of the four registers: %L0, %L1, %L2, or %L3.
	Preceded by PFX:
	A 16-bit offset is formed by concatenating the 11-bit K-register with IMM5 (5 bits).
	The 16-bit offset (K : IMM5) is sign-extended to 32 bits, multiplied by four, and
	added to bit s312 of RP to yield a word-aligned effective address.
Condition Codes:	Flags: Unaffected
	N V Z C
Instruction Format:	RPi5
Instruction Fields:	A = Register index of operand RA
	IMM5 = 5-bit immediate value
	P = Index of base-pointer register, less 16
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
1 0 1 1	P IMM5 A

LDS

Load 32-bit Data From Memory (Stack Addressing Mode)

Opera	tion:			RA	← Mem	32[alig	n32(%s	sp + (IM	$M8 \times 4$))]					
Assen	nbler S	Syntax:		LDS	%rA,	[%sp,	IMM8]								
Examp	ole:			LDS	%ol,	[%sp,	3];	load ⁹	¦ol f	rom st	ack +	12			
								; 5	secon	dregis	terca	nonly	be%sp		
Descri	iption:			aligi	ned add	ress g	iven by	e from n / bits 31. I-scaled	2 of %	sp (the	two LS	Bs of %			
				sing		uction		e uses % s to any	•	•		•			
Condi	tion Co	odes:		Flag	js: Unat	fected									
				Ν	V	z c	;								
				_	-	- -									
Instru	ction F	ormat		Ri8											
Instru	ction F	ields:		A =	Registe	r inde	x of op	erand F	A						
				IMN	18 = 8-b	it imm	ediate	value							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1				IM	M8						Α		

LSL Logical Shift Left

2

טפו

Operation: Assembler Syntax: Example: Description:	LSI LSI The	← (RA << R \$rA, %rB \$L3, %g0 value in R, 5 of RB are	; Shif A is shifte	t %L3 ed-left by	left	by %g			d by Rf	3 [40]	(bits
		31 30	29					2	1 (0 ◀ 0	
Condition Codes:	Flaç N –	gs: Unaffect V Z – – –	ed C -								
Instruction Format:	RR										
Instruction Fields:		Register in Register in		•							
15 14 13 ⁻	12 11	10 9	8	7	6	5	4	3	2	1	0
0 0 0	1 1	0		В					А		

LSLI

Logical Shift Left Immediate

Operation: Assembler Syntax: Example: Description:	RA ← (RA << IMM5), zero-fill from right LSLI %rA, IMM5 LSLI %i1,6 ; Shift %i1 left by 6 bits The value in RA is shifted-left by the number of bits indicated by IMM5.
Description.	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Condition Codes:	Flags: Unaffected N V Z C
Instruction Format: Instruction Fields:	Ri5 A = Register index of RA operand IMM5 = 5-bit immediate value

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	1			IMM5					А		

LSR Logical Shift Right

2

טפו

Opera	tion			RA	← (RA	>> RB[-	401), z	ero-fill	from lef	ft					
Assem		vntax:			%rA,										
Examp					,		Shif	t %L3	right	t by %	q0 bi	ts			
Descri				The	value	in RA is	s shifte	d-right b The resi	by the r	number	of bits	indicate		RB [40] (bits
					Г	31 30	29						2 1	0	
					0+		• • •	••••			• • • • •	••••			
Condi	tion Co	odes:		Flaç	gs: Una	affected									
				N _	V 	Z C									
Instru	ction F	ormat		RR											
Instru	ction F	ields:			•			operar operar							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0	0			В					А		

LSRI

Logical Shift Right Immediate

Operation: Assembler Syntax: Example: Description:	RA ← (RA >> IMM5), zero-fill from left LSRI %rA, IMM5 LSRI %g1,6 ; Right-shift %g1 by 6 bits The value in RA is shifted-right by the number of bits indicated by IMM5. The result is left-filled with zero.
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Condition Codes:	Flags: Unaffected N V Z C
Instruction Format:	Ri5
Instruction Fields:	A = Register index of RA operand IMM5 = 5-bit immediate value
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
0 0 1 0	0 1 IMM5 A

MOV

Register-to-Register Move

Operation:	$RA \leftarrow RB$											
Assembler Syntax:	MOV %rA,%rB											
Example:	MOV %00,%L3 ; copy %L3 into %00											
Description:	Copy the contents of RB to RA.											
Condition Codes:	Flags: Unaffected											
	N V Z C											
Instruction Format:	RR											
Instruction Fields:	A = Register index of RA operand											
	B = Register index of RB operand											
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0											
0 0 1 1	0 0 B A											

MOVHI

Move Immediate Into High Half-Word

Operation:			^{h1} RA \leftarrow (K : IMM5), ^{h0} RA unaffected												
Assembler S	yntax:		MOV	/HI %r	A,IMM	5									
Example:			Not preceded by PFX:												
			MOVHI %g3,23 ; upper 16 bits of %g3 get 23												
			Preceded by PFX:												
			PFX %hi(100)												
			MOVHI %g3,%lo(100) ; upper 16 bits of %g3 get 100												
Description:			Not preceded by PFX:												
			Cop	by IMM	5 to the	e most	significa	ant half	-word (bits 31.	.16) of	RA. Th	e least		
			0			`	s 150)	is unat	fected.						
					by PF)										
							l is exter				,		0		
				contents of the K-register (11 bits) with IMM5 (5 bits). The 16-bit immediate value											
			``	,	•		the mo	•			d (bits	3116)	of RA.	. The	
				0			rd (bits 1	50) เร	sunaffe	ected.					
Condition Co	odes:		Flags: Unaffected												
			N V Z C												
Instruction F	ormat	:	Ri5												
Instruction F	ields:		A = Register index of operand RA												
			IMM5 = 5-bit immediate value												
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0 1	1	0	1	1			IMM5					А			

MOVI Move Immediate

Operation:	$RA \leftarrow (0x00.00 : K : IMM5)$												
Assembler Syntax:	MOVI %rA,IMM5												
Example:	Not preceded by PFX:												
	MOVI %03,7 ; load %03 with 7												
	Preceded by PFX:												
	PFX %hi(301)												
	MOVI %o3,%lo(301) ; load %o3 with 301												
Description:	Not preceded by PFX:												
	Loads register RA with a zero-extended 5-bit immediate value (in the range												
	[031]) given by IMM5.												
	Preceded by PFX:												
	Loads register RA with a zero-extended 16-bit immediate value (in the range												
	[065535]) given by (K : IMM5).												
Condition Codes:	Flags: Unaffected												
	N V Z C												
Instruction Format:	Ri5												
Instruction Fields:	A = Register index of RA operand												
	IMM5 = 5-bit immediate value												
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0												
0 0 1 1	0 1 IMM5 A												

Instruction Set

MSTEP

Multiply-Step

Opera	tion:			If $(\%r0[3\ 1\] = =1)$													
				then $\%r0 \leftarrow (\%r0 \ll 1) + RA$													
				else	%r0 ←	(%r0 <-	< 1)										
Asser	nbler \$	Syntax	:	MST	EP %r	A											
Exam	ple:			MSTEP %g1 ; accumulate partial-product													
Descr	iption:			Implements a single step of an unsigned multiply. The multiplier in %r0 and multiplicand in RA. Result is accumulated into %r0. RA is not affected.													
				The following code fragment implements a 16-bit \times 16-bit into 32-bit multiply. On entry, %r0 and %r1 contain the multiplier and multiplicand, respectively. The result is left in %r0.													
				SWAP %r0 ; Move multiplier into place MSTEP %r1 MSTEP %r1 <i>A total of 16 MSTEPs</i> MSTEP %r1 ; 32-bit product left in %r0													
Condi	tion Co	odes:		Flag	js: Una	ffected											
				N V Z C 													
Instru	ction F	ormat		Rw													
Instru	ction F	ields:		A =	A = Register index of operand RA												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	1	1	1	1	1	1	0	1	0	0			А				

MUL Multiply

Operation:	R0 < (R0 & 0x0000.ffff) x (RA & 0x0000.ffff)												
Assembler Syntax:	MUL %rA												
Example:	MUL %i5												
Description:	Multiply the low half-words of %r0 and %rA together, and put the 32 bit result into %r0. This performs an integer multiplication of two signed 16-bit numbers to produce a 32-bit signed result, or multiplication of two unsigned 16-bit numbers to produce an unsigned 32-bit result.												
Condition Codes:	Flags: Unaffected N V Z C - - - -												
Instruction Format:	Rw												
Instruction Fields:	A = Register index of operand RA												
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0												
0 1 1 1	1 1 1 0 0 1 1 A												

Instruction Set

NEG

Arithmetic Negation

Operation:	$RA \leftarrow 0 - 1$	$RA \leftarrow 0 - RA$											
Assembler Syntax:	NEG %rA	NEG %rA											
Example:	NEG %04	NEG %04											
Description:	Negate th	Negate the value of RA. Perform two's complement negation of RA.											
Condition Codes:	Flags: Un	affected											
	N V	Z C	;										
Instruction Format:	Rw												
Instruction Fields:	A = Register index of operand RA												
15 14 13 1	2 11 10	9	8	7	6	5	4	3	2	1	0		
0 1 1	1 1	0	0	0	0	1			А				

NOT Logical Not

Operation:	$RA \leftarrow \sim RA$											
Assembler Syntax:	NOT %rA											
Example:	NOT %04											
Description:	Bitwise-invert the value of RA.											
Condition Codes:	Flags: Unaffected											
	N V Z C											
Instruction Format:	Rw											
Instruction Fields:	A = Register index of operand RA											
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0											
0 1 1 1	1 1 0 0 0 0 0 A											

OR Bitwise Logical OR

Opera	tion:			RA Pre	Not preceded by PFX: $RA \leftarrow RA \mid RB$ Preceded by PFX: $RA \leftarrow RA \mid (0x00.00 : K : IMM5)$												
Assen	nbler \$	Syntax	:	OR Pre PFX	rA,% %rA,% ceded %hi(%ra,%	rB by PF const	X:										
Exam	ple:			Not preceded by PFX: OR %i0,%i1; OR %i1 into %i0 Preceded by PFX: PFX %hi(3333) OR %i0,%lo(3333) ; OR %i0 with 3333													
Descr	iption:			Not Log resu Pre Whe con 16-b	t prece ically-C ult in R/ ceded en prefi catenat	ded by DR the i A. by PFX ixed, th ting the e is zer	r PFX: individu X: e RB o e conter ro-exter	ual bits in perand nts of th	n RA wi is repla ne K-reç	ith the c aced by gister (*	corresp an imm 11 bits)	nediate with IM	consta /IM5 (5	ant forr 5 bits).			
Condi	tion Co	odes:		Flaç N A N: F	gs: V – Result b	Z C Δ –	-	eared o	therwis	se.							
	ction F ction F	ormat Fields	:	RR, A = B =	, Ri5 Registe	er inde: er inde:	x of ope x of ope	erand R erand R	A								
Not pr	recede	d by Pi	FX (RR))													
15	14	13	12	. 11	10	9	8	7	6	5	4	3	2	1	0		
0	1	0	0	0	0			В					Α				
	ded by	PFX (I	Ri5)											4	0		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	1	1	0	0	0			IMM5					Α				

PFX Prefix

Operation:	$K \leftarrow IMM11$ (K set to zero by all other instructions)											
Assembler Syntax:	PFX IMM11											
Example:	PFX 3 ; affects next instruction											
Description:	Loads the 11-bit constant value IMM11 into the K-register. The value in the K-register may affect the next instruction. K is set to zero after every instruction other than PFX. The result of two consecutive PFX instructions is not defined.											
Condition Codes:	Flags: Unaffected NVZC 											
Instruction Format:	i11											
Instruction Fields:	IMM11 = 11-bit immediate value											
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0											
1 0 0 1	1 IMM11											

Instruction Set

RDCTL

Read Control Register

Operation:	$RA \leftarrow CTLk$											
Assembler Syntax:	RDCTL %rA											
Example:	Not preceded by PFX: RDCTL %g7 ; Loads %g7 from STATUS reg (%ctl0) Preceded by PFX: PFX 2 RDCTL %g7 ; Loads %g7 from WVALID reg (%ctl2)											
Description:	Not preceded by PFX: Loads RA with the current contents of the STATUS register (%ctl0). Preceded by PFX: Loads RA with the current contents of the control register selected by K. See "Control Registers" on page 4. for a list of control registers and their indices.											
Condition Codes:	Flags: Unaffected N V Z - - -											
Instruction Format:	Rw											
Instruction Fields:	A = Register index of operand RA											
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0											
0 1 1 1	1 1 1 1 0 0 1 A											

RESTORE

Restore Caller's Register Window

Operation:	$CWP \leftarrow CWP + 1$ if (old-CW P= =HI_LIMIT) then TRAP #2										
Assembler Syntax:	RESTORE										
Example:	RESTORE ; bump up the register window										
Description:	Moves CWP up by one position in the register file. If CWP is equal to HI_LIMIT (from the WVALID register) before the RESTORE instruction, then a window- overflow trap (TRAP #2) is generated.										
Condition Codes:	Flags: Unaffected N V Z C - - - -										
Instruction Format:	W										
Instruction Fields:	None										
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0										
0 1 1 1	1 1 0 1 1 0 1 0 0 0 0										

RLC Rotate Left Through Carry

Operation:	$C \leftarrow RA[31]$ $RA \leftarrow (RA << 1) : C$									
Assembler Syntax:	RLC %rA									
Example:	RLC %i4 ; rotate %i4 left one bit									
Description:	Rotates the bits of RA left by one position through the ca	arry flag.								
	31 30 29	2 1 0								
		· • •								
	► C									
Condition Codes:	Flags:									
	N V Z C									
	$ \Delta$									
	C: Bit 31 of RA before rotating									
Instruction Format:	Rw									
Instruction Fields:	A = Register index of operand RA									
15 14 13 12	11 10 9 8 7 6 5 4 3	3 2 1								
0 1 1 1	1 1 0 0 1 0 1	А								

RRC Rotate Right Through Carry

	$C \leftarrow RA[0]$ $RA \leftarrow C : (RA >> 1)$										
Assembler Syntax:	RRC %rA		1)								
Example:	RRC %i4	; rc	tate	%i4 r	ight (one bi	lt				
Description:	Rotates t	he bits	of RA	right by	one po	osition t	hrough	the ca	rry flag	•	
	3	1 30	29 ► • • •	••••	· · · · · ·	 C ◀	· · · · ·		± 1 → →	0	
If Preceded by PFX:	Unaffecte	ed									
Condition Codes:	Flags:										
	N V	Z	С								
		-	Δ								
	C: Bit 0 c	of RA b	efore ro	otating							
Instruction Format:	Rw										
Instruction Fields:	A = Regi	ster ind	ex of o	perand	RA						
15 14 13 12 1	1 10	9	8	7	6	5	4	3	2	1	0
0 1 1 1	1 1	0	0	1	1	0			А		

SAVE

Save Caller's Register Window

Opera	tion:			$CWP \leftarrow CWP - 1$													
				1	←%fp	-	,										
				· ·			_LIMIT	")									
A	nhlar S	wetow		then TRAP #1 SAVE %sp,-IMM8													
	nbler S	yntax:			-	-											
Exam	ple:			SAV	∕E %sp	,-23	; sta:					h new regs onlybe%sp					
Descr	Description:				Moves CWP down by one position in the register file. If CWP is equal to LO_LIMIT (from the WVALID register) before the SAVE instruction, then a window- underflow trap (TRAP #1) is generated.												
			%sp (in the newly opened register window) is loaded with the value of %fp minus IMM8 times 4. %fp in the new window is the same as %sp in the old (caller's) window.														
				SAVE is conventionally used upon entry to subroutines to open up a new, disposable set of registers for the subroutine and simultaneously open up a stack-frame.													
Condi	tion Co	odes:		Flag	gs: Una	ffected	I										
				N V Z C 													
Instru	ction F	ormat		i8v													
Instru	nstruction Fields:				18 = 8-l	oit imm	ediate v	alue									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0 1 1 1				1	0	0	0				IMN	/ 18					

SEXT16 Sign Extend 16-bit Value

Operation:			RA	$\leftarrow \sigma(^{h0})$	RA)										
Assembler S	Syntax:	:	SEX	T16 %	rA										
Example:			SEX	SEXT16 %g3 ; convert signed short to signed long											
Description			Rep	Replace bits 1631 of RA with bit 15 of RA.											
Condition C	odes:		Flag	gs: Una	ffected	l									
			N _	V -	Z C	;									
Instruction I	Format	:	Rw												
Instruction I	Fields:		A =	Regist	er inde	x of ope	erand F	A							
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0 1	1	1	1	1	0	0	1	0	0			А			

Instruction Set

SEXT8

Sign Extend 8-bit Value

Operation:			RA	$\leftarrow \sigma(^{b0}]$	RA)									
Assembler Sy	/ntax:		SEX	T8 %r	A									
Example:			SEX	T8 %c	з;с	onver	t sig	ned by	yte to	sign	ed lo	ng		
Description:			Rep	olace bi	ts 831	l of RA	with bi	t 7 of R	A.					
Condition Co	des:		Flag	gs: Una	ffected									
			N _	V -	z c									
Instruction Fo	ormat:		Rw											
Instruction Fi	elds:		A =	Regist	er inde:	x of ope	erand F	٩A						
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 1	1	1	1	1	0	0	0	1	1			А		

Skip If Register Bit Is 0

Operation:	if (RA[IMM5]==0) then begin if (Mem16[P C +2] is PFX) then PC \leftarrow PC + 6 else PC \leftarrow PC + 4 end									
Assembler Syntax:	SKPO %rA, IMM5									
Example:	ADDI %g0, 1 ; include if bit 7 was set									
Description:	Skip next instruction if the single bit RA[IMM5] is 0. If the next instruction is PFX then both PFX and the instruction following PFX are skipped together.									
Condition Codes:	Flags: Unaffected N V Z - - -									
Instruction Format:	Ri5									
Instruction Fields:	A = Register index of operand RA IMM5 = 5-bit immediate value									
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0									
0 1 0 1	0 0 IMM5 A									

SKP1

Skip If Register Bit Is 1

Operation:	if $(RA[IMM5] = =1)$ then begin if $(Mem16[P C +2]$ is PFX) then PC \leftarrow PC + 6 else PC \leftarrow PC + 4 end									
Assembler Syntax:	SKP1 %rA, IMM5									
Example:	SKP1 %o3,21 ; skip if 21st bit of %o3 is set ADDI %g0, 1 ; increment if 21st bit clear									
Description:	Skip next instruction if the single bit RA[IMM5] is 1. If the next instruction is PFX then both PFX and the instruction following PFX are skipped together.									
Condition Codes:	Flags: Unaffected N V Z C									
Instruction Format:	Ri5									
Instruction Fields:	A = Register index of operand RA IMM5 = 5-bit immediate value									
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0									
0 1 0 1	0 1 IMM5 A									

SKPRNZ

Skip If Register Not Equal To O

Operation:	if (RA $!=0$) then begin if (Mem16[P C +2] is PFX) then PC \leftarrow PC + 6 else PC \leftarrow PC + 4 end									
Assembler Syntax:	SKPRnz %rA									
Example:	SKPRnz %g3 BSR SendIt ; only call if %g3 is zero NOP ; (delay slot) executed in either case									
Description:	Skip next instruction if RA is not zero. If the next instruction is PFX, then both PF and the instruction following PFX are skipped together.									
Condition Codes:	Flags: Unaffected N V Z C 									
Instruction Format:	Rw									
Instruction Fields:	A = Register index of operand RA									
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0									
0 1 1 1	1 1 1 1 0 1 0 A									

טפו

SKPRZ

Skip If Register Equals 0

Operation:	if (R A = =0) then begin if (Mem16[P C +2] is PFX) then PC \leftarrow PC + 6 else PC \leftarrow PC + 4 end
Assembler Syntax:	SKPRz %rA
Example:	SKPRz %03
	BSR SendIt ; only call if %o3 is not 0
	NOP ; (delay slot) executed in either case
Description:	Skip next instruction if RA is equal to zero. If the next instruction is PFX, then both
	PFX and the instruction following PFX are skipped together.
Condition Codes:	Flags: Unaffected
	N V Z C
Instruction Format:	Rw
Instruction Fields:	A = Register index of operand RA
	······································
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
0 1 1 1	1 1 1 0 1 1 0 A

2

טפו

SKPS Skip On Condition Code

Operation:	if (condition IMM4 is true) then begin if (Mem16[P C +2] is PFX) then PC \leftarrow PC + 6 else PC \leftarrow PC + 4 end									
Assembler Syntax:	SKPS cc_IMM4	1								
Example:	SKPS cc_ne									
	BSR SendIt	; only	/ call i	fZf	flag d	clear				
	NOP ; (delay	y slot	:) execu	ted i	in eit	her	case			
Description:	Skip next instru		•							FX,
	then both PFX a	and the	instructio	n follo	wing P	FX are	skippe	ed togeth	ner.	
Condition Codes:	Settings:									
	cc_c	0x0	(C)							
	cc_nc	0x1	(not C)							
	cc_z	0x2	(Z)							
	cc_nz	0x3	(not Z)							
	cc_mi	0x4	(N)							
	cc_pl	0x5	(not N)							
	cc_ge	0x6	(not (N x	or V))						
	cc_lt	0x7	(N xor V)							
	cc_le	0x8	(Z or (N z	xor V)))					
	cc_gt	0x9	(Not (Z o	r (N xo	orV)))					
	cc_v	0xa	(V)							
	cc_nv	0xb	(not V)							
	cc_la	0xc	(C or Z)							
	cc_hi	0xd	(not (C o	r Z))						
	Additional alias	flags a	llowed:							
	cc_cs = cc_c	cc_n	= cc_mi	cc_c	c = cc_	nc	cc_vc =	= cc_nv		
	cc_eq = cc_z	cc_vs	= cc_v	cc_n	e = cc_	_nz	cc_p =	= cc_pl		
	Codes mean sk	tip if, e.	g., skps c	c_eq n	neans s	skip if	equal			
Instruction Format:	i4w									
Instruction Fields:	IMM4 = 4-bit im	mediat	e value							
15 14 13 12	11 10 9	8	7	6	5	4	3	2	1	0
0 1 1 1	1 1 1	0	1	1	1	0		IM	M4	

ST

Store 32-bit Data To Memory

tion:			Not	preced	led by	/ PFX:								
			Men	n32[alig	n32(R)	$B)] \leftarrow R.$	A							
			Prec	eded by	y PFX	:								
			Men	n32[alig	n32(R)	B + (σ(K	.) × 4))]	$ \leftarrow RA$						
nbler S	yntax:		ST	[%rB]	,%rA									
ple:			Not	preced	led by	/ PFX:								
			ST	[%g0]	,%i3	; %g0	is p	ointer	r, %i3	stor	ed			
			Pre	ceded	by PF	X:								
			PFX	3		; word	l off	set						
			ST [%g0],%i3 ; store to location %g0 + 12											
iption:			Not	preced	led by	/ PFX:								
-			Stor	es the	32-bit	data va	lue in I	RA to m	emory.	. Data is	s alway	/s writte	en to a	word-
			alig	aligned address given by bits 312 of RB (the two LSBs of RB are ignored).										
		Pre	Preceded by PFX:											
			The	The value in K is sign-extended and used as a word-scaled, signed offset. This										
			offs	et is ad	ded to	the bas	se-poir	nter add	lress RI	B (bits [·]	10 ign	ored), a	and dat	ia is
			writ	en to th	ie resi	ulting wo	ord-aliç	gned ad	ldress.					
tion Co	odes:		Flaç	js: Una	ffected	ł								
			N	V	z (2								
					- I									
			_	-		-								
ction F	ormat	:	 BB											
		:		<u> </u>		r of one	rand F	۶A						
ction F ction F		:	A =	•										
		:	A =	•		x of ope								
		: 12	A =	•		•			5	4	3	2	1	0
	nbler S ple: iption:	nbler Syntax: ple:	nbler Syntax: ple: iption:	Men Prec Men nbler Syntax: ST ple: Not ST Prec PFX ST iption: Not Stor aligr Prec The offsa writt	Mem32[alig Preceded by Mem32[alig Preceded by Mem32[alig Preceded by ST [%rB] ple: Not preced ST [%g0] Preceded b PFX 3 ST [%g0] iption: Not preced Stores the 3 aligned add Preceded b The value i offset is add written to th tion Codes: Flags: Unat	Mem32[align32(R) Preceded by PFX: Mem32[align32(R) Mem32[align32(R) ST [%rB],%rA ple: Not preceded by ST [%g0],%i3 Preceded by PF: PFX 3 ST [%g0],%i3 iption: Not preceded by Stores the 32-bit aligned address of Preceded by PF: The value in K is offset is added to written to the resu tion Codes: Flags: Unaffected	Mem32[align32(RB)] ← R. Preceded by PFX: Mem32[align32(RB + (σ(K sT [%rB],%rA ple: Not preceded by PFX: ST [%g0],%i3 ; %g0 Preceded by PFX: PFX 3 ; word ST [%g0],%i3 ; ston iption: Not preceded by PFX: Stores the 32-bit data vala aligned address given by Preceded by PFX: The value in K is sign-ext offset is added to the bas written to the resulting word tion Codes:	Mem32[align32(RB)] \leftarrow RAPreceded by PFX: Mem32[align32(RB + ($\sigma(K) \times 4$))]mbler Syntax:ST [%rB],%rAple:Not preceded by PFX: ST [%g0],%i3 ; %g0 is p Preceded by PFX: PFX 3 ; word off: ST [%g0],%i3 ; store to iption:iption:Not preceded by PFX: Stores the 32-bit data value in H aligned address given by bits 3 Preceded by PFX: The value in K is sign-extended offset is added to the base-poir written to the resulting word-aligned tion Codes:	Mem32[align32(RB)] \leftarrow RAPreceded by PFX: Mem32[align32(RB + ($\sigma(K) \times 4$))] \leftarrow RAnbler Syntax:ST [$\$rB$], $\$rA$ ple:Not preceded by PFX: ST [$\$g0$], $\$i3$; $\$g0$ is pointer Preceded by PFX: PFX 3; word offset ST [$\$g0$], $\$i3$; store to locatiption:Not preceded by PFX: Stores the 32-bit data value in RA to m aligned address given by bits 312 of B Preceded by PFX: The value in K is sign-extended and us offset is added to the base-pointer add written to the resulting word-aligned addrest fises: DFX:tion Codes:Flags: Unaffected	Mem32[align32(RB)] \leftarrow RAPreceded by PFX: Mem32[align32(RB + ($\sigma(K) \times 4)$)] \leftarrow RAnbler Syntax:ST [%rB],%rAple:Not preceded by PFX: ST [%g0],%i3 ; %g0 is pointer, %i3 Preceded by PFX: PFX 3 ; word offset ST [%g0],%i3 ; store to location % iption:iption:Not preceded by PFX: Stores the 32-bit data value in RA to memory. aligned address given by bits 312 of RB (the Preceded by PFX: The value in K is sign-extended and used as offset is added to the base-pointer address RI written to the resulting word-aligned address.tion Codes:Flags: Unaffected	Mem32[align32(RB)] \leftarrow RAPreceded by PFX: Mem32[align32(RB + ($\sigma(K) \times 4$))] \leftarrow RAnbler Syntax:ST [%rB],%rAple:Not preceded by PFX: ST [%g0],%i3 ; %g0 is pointer, %i3 stor Preceded by PFX: PFX 3 ; word offset ST [%g0],%i3 ; store to location %g0 + Not preceded by PFX: Stores the 32-bit data value in RA to memory. Data is aligned address given by bits 312 of RB (the two LS Preceded by PFX: The value in K is sign-extended and used as a word- offset is added to the base-pointer address RB (bits written to the resulting word-aligned address. tion Codes:	Mem32[align32(RB)] \leftarrow RAPreceded by PFX: Mem32[align32(RB + ($\sigma(K) \times 4$))] \leftarrow RAmbler Syntax:ST [%rB],%rAple:Not preceded by PFX: ST [%g0],%i3; %g0 is pointer, %i3 stored Preceded by PFX: PFX 3; word offset ST [%g0],%i3; store to location %g0 + 12iption:Not preceded by PFX: Stores the 32-bit data value in RA to memory. Data is alway aligned address given by bits 312 of RB (the two LSBs of F Preceded by PFX: The value in K is sign-extended and used as a word-scaled offset is added to the base-pointer address RB (bits 10 ign written to the resulting word-aligned address.tion Codes:Flags: Unaffected	Mem32[align32(RB)] \leftarrow RAPreceded by PFX: Mem32[align32(RB + ($\sigma(K) \times 4$))] \leftarrow RAmbler Syntax:ST [%rB],%rAple:Not preceded by PFX: ST [%g0],%i3 ; %g0 is pointer, %i3 stored Preceded by PFX: PFX 3 ; word offset ST [%g0],%i3 ; store to location %g0 + 12iption:Not preceded by PFX: Stores the 32-bit data value in RA to memory. Data is always writte aligned address given by bits 312 of RB (the two LSBs of RB are Preceded by PFX: The value in K is sign-extended and used as a word-scaled, signed offset is added to the base-pointer address RB (bits 10 ignored), i written to the resulting word-aligned address.tion Codes:Flags: Unaffected	Preceded by PFX: Mem32[align32(RB + (σ(K) × 4))] ← RA nbler Syntax: ST [%rB],%rA ple: Not preceded by PFX: ST [%g0],%i3 ; %g0 is pointer, %i3 stored Preceded by PFX: PFX 3 ; word offset ST [%g0],%i3 ; store to location %g0 + 12 iption: Not preceded by PFX: Stores the 32-bit data value in RA to memory. Data is always written to a 'aligned address given by bits 312 of RB (the two LSBs of RB are ignored Preceded by PFX: The value in K is sign-extended and used as a word-scaled, signed offset offset is added to the base-pointer address RB (bits 10 ignored), and dat written to the resulting word-aligned address. tion Codes: Flags: Unaffected

ST16D

Store	16-Bit	Data To	Memory	(Computed	Half-Word	Pointer	Address)	
-------	--------	---------	--------	-----------	-----------	---------	----------	--

Opera	ation:			^{hn} M Pre	Not preceded by PFX : $^{hn}Mem32[align32(RA)] \leftarrow ^{hn}\%r0$ where $n = RA[1]$ Preceded by PFX: $^{hn}Mem32[align32(RA + (\sigma(K) \times 4))] \leftarrow ^{hn}\%r0$ where $n = RA[1]$											
Assei	mbler S	yntax:			.6d [%				//3							
Exam	ple:			Not	Not preceded by PFX:											
					<pre>FILL16 %r0,%g7 ; duplicate short of %g7 across %r0 ST16d [%o3],%r0 ; store %o3[1]th short int from ;%r0to[%o3] ;secondoperandcanonlybe%r0</pre>											
				Pre	ceded	by PF	K :	, ,	0000110	aopera	inacan	.01117.0	010			
					Preceded by PFX: FILL16 %r0,%g3											
				PFX		. 5										
				ST1	ST16d [%o3],%r0 ; same as above, offset ;20bytesinmemory											
Desci	ription:			Not	prece	ded bv	PFX:		-		-					
Description				Stor add	res one ress gi	e of the ven by	two ha	e bits l	RA[1] s	elects v	which h	alf-wor	alf-word rd in %r	•		
				half the	ST16d may be used in combination with FILL16 to implement a two-instruction half-word-store operation. Given a half-word held in bits 150 of any register $%rX$, the following sequence writes this half-word to memory at the half-word-aligned address given by RA:											
					FILL16 %r0,%rX ST16d [%rA],%r0											
				The offs	Preceded by PFX: The value in K is sign-extended and used as a word-scaled, signed offset. This offset is added to the base-address RA and data is written to the resulting byte-address.											
Cond	ition Co	odes:		Flag	gs: Una	ffected	l									
				Ν	-											
					<u> </u>											
Instru	ction F	ormat		Rw												
Instru	Instruction Fields:			A = Register index of operand RA												
					-											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	1	1	1	1	1	0	0	0	1			А			

ST16S

Store 16-Bit Data To Memory (Static Half-Word-Offset Address)

Operation:			Not preceded by PFX: ^{hn} Mem32[align32(RA)] \leftarrow ^{hn} %r0 where n = IMM1 Preceded by PFX: ^{hn} Mem32[align32(RA + ($\sigma(K) \times 4$))] \leftarrow ^{hn} %r0 where n = IMM1 ST16s [%rA], %r0, IMM1											
Assembler Synt	tax:		ST1	.6s [%	rA],%	r0,IM	M1							
Example:			ST1	.6s [%	g8],%	r0,1								
Description:	Sto add	Not preceded by PFX: Stores one of the two half-words of %r0 to memory at the half-word-aligned address given by (RA[312] + IMM1 \times 2). The two bits RA[10] are ignored. IMM2 selects which half-word of %r0 is stored (half-word #1 is most significant).												
			ope wor wor	ST16s may be used in combination with FILL16 to implement a half-word-store operation to a half-word-offset from a word-aligned base-address. Given a half-word held in bits 150 of any register % X , the following sequence writes this half-word to memory at the half-word-aligned address given by (RA + $Y \times 2$) (RA presumed to hold a word-aligned pointer):										
				FILL16 %r0,%rX PFX Y >> 2 ST16s [%rA],%r0,(Y >> 1) & 1										
			A 1: IMN	Preceded by PFX: A 12-bit signed, half-word-scaled offset is formed by concatenating K with IMM1.This offset (K : IMM1) is half-word-scaled (multiplied by 2), sign-extended to 32 bits, and used as the half-word-offset for the ST-operation.										
Condition Code	Flag N	gs: Una V –	ffected Z C 											
Instruction Form	nat:		Ri1	u										
Instruction Field		A = Register index of operand RA IMM1 = 1-bit immediate value												
15 14 1	3	12	11	10	9	8	7	6	5	4	3	2	1	0
0 1 1	1	1	0	1	1	0	1	IMM1	0			А		

ST8D

Store 8-Bit DataTo Memory (Computed Byte-Pointer Address)

Operation:	Not preceded by PFX:												
	^{bn} Mem32[align32(RA)] \leftarrow ^{bn} %r0 where n = RA[10 Preceded by PFX:												
	^{bn} Mem32[align32(RA + $\sigma(K) \times 4$))] \leftarrow ^{bn} %r0 where n = RA[10]												
Assembler Syntax:	ST8d [%rA],%r0												
Example:	Not preceded by PFX:												
•	FILL8 %r0,%g7 ; duplicate low byte of %g7 across %r0												
	ST8d [%o3],%r0 ; store %o3[10]th byte from												
	;%r0to[%o3]												
	;secondoperandcanonlybe%r0												
	Preceded by PFX:												
	FILL8 %r0,%g3												
	PFX 5 ST8d [%o3],%r0 ; same as above, offset												
	;20bytesinmemory												
Description:	Not preceded by PFX:												
•	Stores one of the four bytes of %r0 to memory at the byte-address given by RA.												
	The two bits RA[10] select which byte in %r0 get stored (byte 3 is the most-												
	significant).												
	ST8d may be used in combination with FILL8 to implement a two-instruction byte-												
	store operation. Given a byte held in bits 70 of any register $\% rX$, the following												
	sequence writes this byte to memory at the byte-address given by RA:												
	FILL8 %r0,%rX												
	ST8d [%rA],%r0												
	Preceded by PFX:												
	The value in K is sign-extended and used as a word-scaled, signed offset. This												
	offset is added to the base-address RA and data is written to the resulting byte-												
	address.												
Condition Codes:	Flags: Unaffected												
	N V Z C												
Instruction Format:	Rw												
Instruction Fields:	A = Register index of operand RA												
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0												
0 1 1 1	1 0 1 0 0 0 A												

2

ופנ

ST8S

Store 8-bit DataTo Memory (Static Byte-Offset Address)

Opera	tion:			^{bn} M Pre	iem32[a ceded	by PF	RA)] ← X:			n = IMM ^{on} %r0 wh		IMM2	:			
Asser	nbler S	yntax:		ST8	8s [%r	A],%r	:0,IMM	12								
Exam	ple:			MOV ST8 Pre PFX	/I %g4 3s [%g ceded (9	94],%1 by PF	20,3 ; X:	stor	e byt	h byte e 2 of +36+2]			mem[:	15]		
Descr	iption:			Not preceded by PFX: Stores one of the four bytes of %r0 to memory at the byte-address given by (RA[312] plus IMM2). The two bits RA[10] are ignored. IMM2 selects which byte of %r0 is stored (byte 3 is most significant).												
				to a any	ST8s may be used in combination with FILL8 to implement a byte-store operation to a byte-offset from a word-aligned base pointer. Given a byte held in bits 70 of any register $%rX$, the following sequence writes this byte to memory at the byte-address given by (RA + Y) (RA presumed to hold a word-aligned pointer):											
				FILL8 %r0,%rX PFX Y >> 2 ST8s [%rA],%r0,Y & 3												
				A 13 offs	3-bit si	IMM2)	yte-sca			ormed b 2 bits ai	•		-			
Condi	tion Co	des:		Flags: Unaffected												
				N V Z C 												
Instru	ction F	ormat:		Ri2	u											
Instruction Fields:					A = Register index of operand RA IMM2 = 2-bit immediate value											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	1	1	0	1	1	0	0	IN	1M2			А			

STP

Store 32-bit Data To Memory (Pointer Addressing Mode)

Operation:	Not preceded by PFX: Mem32[align32(RP + (IMM5 × 4))] \leftarrow RA Preceded by PFX: Mem32[align32(RP + (σ (K : IMM5) × 4))] \leftarrow RA											
Assembler Syntax:	STP [%rP,IMM5],%rA											
Example:	Not preceded by PFX:											
	<pre>STP [%L2,3],%g3 ; Store %g3 to location [%L2 + 12] Preceded by PFX:</pre>											
	PFX %hi(102)											
	STP [%L2,%lo(102)],%g3 ; Store %g3 to											
	;location[%L2+408]											
Description:	Not preceded by PFX: Stores the 32-bit data value in RA to memory. Data is always written to a word- aligned address given by bits [312] of RP (the two LSBs of RP are ignored) plus a 5-bit, unsigned, word-scaled offset given by IMM5.											
	This instruction is similar to ST, but additionally allows a positive 5-bit offset to be applied to any of four base-pointers in a single instruction. The base-pointer must be one of the four registers: %L0, %L1, %L2, or %L3.											
	Preceded by PFX: A 16-bit offset is formed by concatenating the 11-bit K-register with IMM5 (5 bits). The 16-bit offset (K : IMM5) is sign-extended to 32 bits, multiplied by four, and added to bit s312 of RP to yield a word-aligned effective address.											
Condition Codes:	Flags: Unaffected											
	N V Z C											
Instruction Format:	BPi5											
Instruction Fields:	A = Register index of operand RA											
	A = Register index of operand RA IMM5 = 5-bit immediate value											
	P = Index of base-pointer register, less 16											
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0											
1 0 1 0	P IMM5 A											

STS

Store 32-bit Data To Memory (Stack Addressing Mode)

Operation:		Mem3	32[align	32(%s	p + (IM	$M8 \times 4$)] ← R	А					
Assembler Syntax:		STS	[%sp,	IMM8],%rA								
Example:		STS	[%sp,	17],	%i5 ;	store	e %i5	at st	ack +	68			
		_					5	ister		-	-		
Description:		Stores the 32-bit value in RA to memory. Data is always written to a word-aligned address given by bits 312 of %sp (the two LSBs of %sp are ignored) plus an 8-bit, unsigned, word-scaled offset given by IMM8.											
Conventionally, software uses %o6 (aka %sp) as a stack-pointer. STS alle single-instruction access to any data word at a known offset in a 1Kbyte r above %sp.													
Condition Codes:		Flags: Unaffected											
		N V Z C											
Instruction Format:		Ri8											
Instruction Fields: A = Register index for operand RA IMM8 = 8-bit immediate value													
15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 1 0		IMM8 A											

STS16S

Store 16-bit Data To Memory (Stack-Addressing Mode)

Operation:	^{hn} Mem32[align32(%sp + IMM9 \times 2)] \leftarrow ^{hn} %r0 where n = IMM9[0]											
Assembler Syntax:	STS16s [%sp,IMM9],%r0											
Example:	STS16s [%sp,7],%r0 ; can only be %sp and %r0											
Description:	Stores one of the two half-words of %r0 to memory at the half-word-aligned address given by (%sp plus IMM9 \times 2). The least-significant bit of IMM9 selects which half-word of %r0 is stored (half-word 1 is most significant).											
	STS16s may be used in combination with FILL16 to implement a 16-bit store operation to a half-word offset from the stack-pointer in a 1Kbyte range. Given a half-word held in bits 150 of any register $%rX$, the following sequence writes this half-word to memory at the half-word-offset <i>Y</i> from %sp (%sp presumed to hold a word-aligned address):											
	FILL16 %r0,%rX STS16s [%sp,Y],%r0											
Condition Codes:	Flags: Unaffected											
	N V Z C 											
Instruction Format:	i9											
Instruction Fields:	IMM9 = 9-bit immediate value											
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0											
0 1 1 0	0 1 IMM9 0											

STS8S

Store 8-bit DataTo Memory (Stack-Addressing Mode)

Operation:	^{bn} Mem32[align32(%sp + IMM10)] \leftarrow ^{bn} %r0 where n = IMM10[10]											
Assembler Syntax:	STS8s [%sp,IMM10],%r0											
Example:	STS8s [%sp,13],%r0 ; can only be %sp and %r0											
Description:	Stores one of the four bytes of %r0 to memory at the byte-address given by (%sp plus IMM10). The two least-significant bits of IMM10 selects which byte of %r0 is stored (byte 3 is most significant).											
	STS8s may be used in combination with FILL8 to implement a byte-store operation to a byte-offset from the stack-pointer in a 1Kbyte range. Given a byte held in bits 70 of any register $%rX$, the following sequence writes this byte to memory at the byte-offset <i>Y</i> from $%sp$ (%sp presumed to hold a word-aligned address):											
	FILL8 %r0,%rX STS8s [%sp,Y],%r0											
Condition Codes:	Flags: Unaffected											
	N V Z C 											
Instruction Format:	i10											
Instruction Fields:	IMM10 = 10-bit immediate value											
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0											
0 1 1 0	0 0 IMM10											

SUB Subtract

2

טפו

Operation:	$RA \leftarrow RA - RB$												
Assembler Syntax:	SUB %rA,%rB												
Example:	SUB %i3,%g0 ; SUB %g0 from %i3												
Description:	Subtracts the contents of RB from RA, stores result in RA.												
Condition Codes: Flags:													
	N V Z C												
Δ Δ Δ Δ													
N: Result bit 31													
	V: Signed-arithmetic overflow												
	Z: Set if result is zero; cleared otherwise												
	C: Set if there was a borrow from the subtraction; cle	ared otherwise											
Instruction Format:	RR												
Instruction Fields:	A = Register index of RA operand												
B = Register index of RB operand													
15 14 13 12	11 10 9 8 7 6 5 4	3 2 1 0											
0 0 0 0	0 B A												

Instruction Set

SUBI

Subtract Immediate

Opera	tion:			RA	$\leftarrow RA \cdot$	- (0x00	.00 : K	: IMM5)								
Assen	nbler S	yntax:		sub	oi %r⊟	,IMM5										
Examp	ple:			Not	prece	ded by	PFX:									
				SUE	3I %L5	,6;	subtr	act 6	from	%L5						
					ceded		X:									
					K %hi(
				SUBI %o3,%lo(1000) ; subtract 1000 from %o3												
Descri		t prece														
								e value f	rom the	e conte	nts of F	RA. The	e imme	diate va	alue is	
					ne rang	-	-									
				Preceded by PFX:												
					The Immediate operand is extended from 5 to 16 bits by concatenating the											
					contents of th eK-register (11 bits) with IMM5 (5 bits). The 16-bit immediate value (K : IMM5) is zero-extended to 32 bits and subtracted from register A.											
Condi																
Condi		oaes:			Flags:											
				N												
				Δ	Δ Δ Δ Δ											
				N: Result bit 31												
				V: Signed-arithmetic overflow												
				Z: Set if result is zero; cleared otherwise												
				C: Set if there was a borrow from the subtraction; cleared otherwise												
Instru	ction F	ormat	:	Ri5												
Instru	A = Register index of RA operand															
					IMM5 = 5-bit immediate value											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	1	1			IMM5					Α			

SWAP

Swap Register Half-Words

Operation:	$RA \leftarrow {}^{h0}RA : {}^{h1}RA$												
Assembler Syntax:	SWAP %rA												
Example:	SWAP %g3 ; Exchange two half-words in %g3												
Description:	Swaps (exchanges positions) of the two 16-bit half-word values in RA. Writes result back into RA.												
Condition Codes:	Flags: Unaffected												
	N V Z C 												
Instruction Format:	Rw												
Instruction Fields:	A = Register index of operand RA												
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0												
0 1 1 1	1 1 0 1 0 0 0 A												

TRAP

Unconditional Trap

Operation:	ISTATUS \leftarrow STATUS IE $\leftarrow 0$ CWP \leftarrow CWP - 1 IPRI \leftarrow IMM6												
	$IPRI \leftarrow IMM6$												
	%o7 ← ((PC + 2) >> 1) PC ← Mem32[VECBASE + (IMM6 × 4)] << 1												
Assembler Syntax:	TRAP IMM6												
Example:	TRAP 1MM6 TRAP 0 ; reset the board												
Description:	CWP is decremented by one, opening a new register-window for the trap-handler. Interrupts are disabled (IE \leftarrow 0). The pre-TRAP STATUS register is copied into the ISTATUS register.												
	Transfer execution to trap handler number IMM6. The address of the trap-handler is read from the vector table which starts at the memory address VECBASE (VECBASE is configurable). A 32-bit value is fetched from the word-aligned address (VECBASE + IMM6 \times 4). The fetched value is multiplied by two and transferred into PC. The address of the instruction immediately following the TRAP instruction is placed in %o7. The value in %o7 is suitable for use as a return-address for TRET without modification. The return-address convention for TRAP is different than BSR/CALL, because TRAP does not have a delay-slot.												
	A TRAP instruction will transfer execution to the indicated trap-handler even if the IE bit in the STATUS register is 0.												
Condition Codes:	Flags: Unaffected												
	N V Z C												
Delay Slot Behavior:	TRAP does not have a delay slot. The instruction immediately following TRAP is not executed before the target trap-handler. The return-address used by TRET points to the instruction immediately following TRAP.												
Instruction Format:	i6v												
Instruction Fields:	IMM6 = 6-bit immediate value												
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0												
0 1 1 1	1 0 0 1 0 0 IMM6												

TRET Trap Return

Operation:	$PC \leftarrow (RA << 1)$ STATUS \leftarrow ISTATUS										
Assembler Syntax:	TRET %ra										
Example:	TRET %07 ; return from TRAP										
Description: Execution is transferred to the address given by (R A< <1). The value %07 by TRAP is suitable for use as a return-address without modification											
The value in ISTATUS is copied into the STATUS register (this restores TRAP register window, because CWP is part of STATUS). Condition Codes: Flags: Unaffected N V Z - - -											
Instruction Format: Rw											
Instruction Fields:	A = Register index of operand RA										
15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0										
0 1 1 1	1 1 0 1 1 1 0 A										

2

טפו

Instruction Set

WRCTL

Write Control Register

Opera	tion:			$CTLk \leftarrow RA$											
Assen	nbler S	Syntax:		WRCTL %rA											
Exam	ple:			Not	Not preceded by PFX:										
				WRC	WRCTL %g7 ; writes %g7 to STATUS reg										
				NOP ; required											
				Preceded by PFX:											
				PFX 1											
				WRCTL %g7 ; writes %g7 to ISTATUS reg											
Descr	iption:				Not preceded by PFX:										
				Loads the STATUS register with RA. WRTCL to STATUS must be followed by a											
				NOP instruction.											
					Preceded by PFX:										
				Writes the value in RA to the machine-control register selected by K. See the programmer's model for a list of the machine-control registers and their indices.											
programm												0			
Condi	tion Co	odes:		If the target of WRCTL is the STATUS register, then the condition-code flags are											
				directly set by the WRCTL operation from bits RA[30]. For any other WRCTL											
				targ	target register, the condition codes are unaffected.										
Instruction Format: Rw															
Instru	ction F	ields:		A = Register index of operand RA											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	1	1	1	0	0	0			А		

2

טפו

XOR Bitwise Logical Exclusive OR

Operation:	Not preceded by PFX: $RA \leftarrow RA \oplus RB$ Preceded by PFX: $RA \leftarrow RA \oplus (0x00.00 : K : IMM5)$										
Assembler Syntax:	Not preceded by PFX: XOR %rA,%rB Preceded by PFX: PFX %hi(const)										
Example:	XOR %rA,%lo(const) Not preceded by PFX: XOR %g0,%g1 ;XOR %g1 into %g0 Preceded by PFX: PFX %hi(16383) XOR %o0,%lo(16383) ; XOR %o0 with 16383										
Description:	Logically-e store the r Preceded When pret concatena 16-bit valu	Not preceded by PFX: Logically-exclusive-OR the individual bits in RA with the corresponding bits in RB; store the result in RA. Preceded by PFX: When prefixed, the RB operand is replaced by an immediate constant formed by concatenating the contents of the K-register (11 bits) with IMM5 (5 bits). This 16-bit value is zero-extended to 32 bits, then bitwise-exclusive-ORed with RA. The result is written back into RA.									
Condition Codes:	Flags: N V <u>A</u> – N: Result	Z C <u> </u> <u> </u>									
Instruction Format:	Z: Set if result is zero, cleared otherwise RR, Ri5										
Instruction Fields: A = Register index of operand RA B = Register index of operand RB IMM5 = 5-bit immediate value											
Not preceded by PFX (RR)											
15 14 13 12	11 10	9	8	7	6	5	4	3	2	1	0
0 1 0 0	0 0			В					А		
Preceded by PFX (Ri5)											0
15 14 13 12 0 1 1 0	11 10 0 0	9 8 7 6 5 4 3 2 1 IMM5 A						1	0		
	0 0								А		



Notes:

Numerics

5/16-bit Immediate Value 10

A

ABS instruction 34 Absolute Value 34 Absolute-Jump Instructions 15 Add Immediate 36 ADD instruction 35 Add Without Carry 35 ADDI instruction 36 Addressing Modes 10 AND instruction 37 ANDN instruction 38 Arithmetic Negation 66 Arithmetic Shift Right 39 Arithmetic Shift Right Immediate 40 ASR instruction 39 ASRI instruction 40

B

BGEN instruction 41 Bit Generate 41 Bitwise Logical AND 37 Bitwise Logical AND NOT 38 Bitwise Logical Exclusive OR 97 Bitwise Logical OR 68 BR instruction 42 Branch 42 branch delay slot 14 Branch Delay Slots 23 branch delay slots 23 Branch To Subroutine 43 BSR instruction 43 Byte-Extract (Dynamic) 49 Byte-Extract (Static) 50 Byte-Fill 52

C

CALL instruction 44 Call Subroutine 44 CLR_IE(%ctl8)7 CMP instruction 45 CMPI instruction 46 Compare 45 **Compare Immediate 46** Complex Exception Handlers 22 Computed Jump 53 Condition Code Flags 6 Conditional Instructions 15 **Control Registers 4** Current Window Pointer (CWP) 5 D

Direct CWP Manipulation 24 **Direct Software Exceptions** (TRAP Instructions) 19

Ε

Exception Handling Overview 16 Exception Processing Sequence 19 Exception Vector Table 16 Exceptions 16 EXT16D instruction 47 EXT16S instruction 48 EXT8D instruction 49 EXT8S instruction 50 External Hardware Interrupt Sources 17

F

FILL16 instruction 51 FILL8 instruction 52 Full Width Register-Indirect with Offset 13 G

General-Purpose Registers 2 GNU Compiler/Assembler Pseudo-Instructions 31

Index

Н

Half-Word Extract (Dynamic) 47 Half-Word Extract (Static) 48 Half-Word Fill 51

I

Instruction Format 26 Instruction Set 2 Internal Exception Sources 17 Interrupt Enable (IE) 5 Interrupt Priority (IPRI) 5 ISTATUS (%ctl1) 6

J

JMP instruction 53

L

LD instruction 54 LDP instruction 55 LDS instruction 56 Load 32-bit Data From Memory 54 Load 32-bit Data From Memory (Pointer Addressing Mode) 55 Load 32-bit Data From Memory (Stack Addressing Mode) 56 Logical Not 67 Logical Shift Left 57 Logical Shift Left Immediate 58 Logical Shift Right 59 Logical Shift Right Immediate 60 LSL instruction 57 LSLI instruction 58 LSR instruction 59 LSRI instruction 60

Μ

Memory Access Overview 7 MOV instruction 61 Move Immediate 63 Move Immediate Into High Half-Word 62 MOVHI instruction 62 MOVI instruction 63 MSTEP instruction 64 MULL instruction 65 Multiply 65 Multiply-Step 64

Ν

NEG instruction 66 Nios CPU Block Diagram 22 Nios CPU Overview 1 NOT instruction 67 Notation Details 25

0

OR instruction 68

Ρ

Partial Width Register-Indirect 12 Partial Width Register-Indirect with Offset 13 PFX instruction 69 Pipeline Implementation 22 Pipeline Operation 23 Prefix 69 Program-Flow Control 14 Programmer's Model 3

R

RDCTL instruction 70 Read Control Register 70 Reading from Memory (or Peripherals) 8 **Register Groups 2 Register Overview 2 Register Window Overflow 18 Register Window Underflow 17** Register Window Usage 20 Register-to-Register Move 61 **Relative-Branch Instructions 14** Restore Caller's Register Window 71 **RESTORE** instruction 71 Return-Address 21 RLC instruction 72 Rotate Left Through Carry 72 Rotate Right Through Carry 73 **RRC** instruction 73

S

Save Caller's Register Window 74 SAVE instruction 74 SET_IE (%ctl9) 7 SEXT16 instruction 75 SEXT8 instruction 76 Sign Extend 16-bit Value 75 Sign Extend 8-bit Value 76

Simple and Complex Exception Handlers 21 Simple Exception Handlers 21 Skip If Register Bit Is 0 77 Skip If Register Bit Is 1 78 Skip If Register Equals 0 80 Skip If Register Not Equal To 0 79 Skip On Condition Code 81 SKP0 instruction 77 SKP1 instruction 78 SKPRnz instruction 79 SKPRz instruction 80 SKPS instruction 81 ST instruction 82 ST16d instruction 83 ST16s instruction 84 ST8d instruction 85 ST8s instruction 86 STATUS (%ctl0) 4 Status Preservation **ISTATUS Register 20** Store 16-Bit Data To Memory (Static Half-Word-Offset Address) 84 Store 16-bit Data To Memory, Computed Half-Word Pointer Address 83 Store 16-bit Data To Memory, Stack-Addressing Mode 89 Store 32-bit Data To Memory 82 Store 32-bit Data To Memory (Pointer Addressing Mode) 87 Store 32-bit Data To Memory (Stack Addressing Mode) 88 Store 8-bit Data To Memory (Stack-Addressing Mode) 90 Store 8-bit Data To Memory (Static Byte-Offset Address) 86 Store 8-bit Data To Memory, Computed Byte-Pointer Address 85 STP instruction 87 STS instruction 88 STS16s instruction 89 STS8s instruction 90 SUB instruction 91 SUBI instruction 92 Subtract 91 Subtract Immediate 92 SWAP instruction 93

Swap Register Half-Words 93

Т

The K Register 4 The Program Counter 4 TRAP instruction 94 Trap Instructions 15 Trap Return 95 TRET instruction 95

U

Unconditional Trap 94

W

WRCTL instruction 96 Write Control Register 96 Writing to Memory (or Peripherals) 9 WVALID (%ctl2) 6

X

XOR instruction 97

Altera Corporation





