{ "creator": "Yosys d1c8837572fb343baccff4d766a8aa0bca26aab7 (open-tool-forge build) (git sha1 72f0ac5, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os)", "modules": { "\\$__ABC9_LUT5": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000010", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.1-30.10" }, "ports": { "M0": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "C": { "direction": "input", "bits": [ 4 ] }, "B": { "direction": "input", "bits": [ 5 ] }, "A": { "direction": "input", "bits": [ 6 ] }, "Z": { "direction": "output", "bits": [ 7 ] } }, "cells": { "$specify$902": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010111", "T_FALL_MIN": "00000000000000000000000010010111", "T_FALL_TYP": "00000000000000000000000010010111", "T_RISE_MAX": "00000000000000000000000010010111", "T_RISE_MIN": "00000000000000000000000010010111", "T_RISE_TYP": "00000000000000000000000010010111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$903": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000011101111", "T_FALL_MIN": "00000000000000000000000011101111", "T_FALL_TYP": "00000000000000000000000011101111", "T_RISE_MAX": "00000000000000000000000011101111", "T_RISE_MIN": "00000000000000000000000011101111", "T_RISE_TYP": "00000000000000000000000011101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$904": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101110101", "T_FALL_MIN": "00000000000000000000000101110101", "T_FALL_TYP": "00000000000000000000000101110101", "T_RISE_MAX": "00000000000000000000000101110101", "T_RISE_MIN": "00000000000000000000000101110101", "T_RISE_TYP": "00000000000000000000000101110101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$905": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000111011101", "T_FALL_MIN": "00000000000000000000000111011101", "T_FALL_TYP": "00000000000000000000000111011101", "T_RISE_MAX": "00000000000000000000000111011101", "T_RISE_MIN": "00000000000000000000000111011101", "T_RISE_TYP": "00000000000000000000000111011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$906": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000111011101", "T_FALL_MIN": "00000000000000000000000111011101", "T_FALL_TYP": "00000000000000000000000111011101", "T_RISE_MAX": "00000000000000000000000111011101", "T_RISE_MIN": "00000000000000000000000111011101", "T_RISE_TYP": "00000000000000000000000111011101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 7 ], "EN": [ "1" ], "SRC": [ 6 ] } } }, "netnames": { "A": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.42-22.43" } }, "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.39-22.40" } }, "C": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.36-22.37" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.33-22.34" } }, "M0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.29-22.31" } }, "Z": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:22.52-22.53" } } } }, "\\$__ABC9_LUT6": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000000100", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.1-45.10" }, "ports": { "M1": { "direction": "input", "bits": [ 2 ] }, "M0": { "direction": "input", "bits": [ 3 ] }, "D": { "direction": "input", "bits": [ 4 ] }, "C": { "direction": "input", "bits": [ 5 ] }, "B": { "direction": "input", "bits": [ 6 ] }, "A": { "direction": "input", "bits": [ 7 ] }, "Z": { "direction": "output", "bits": [ 8 ] } }, "cells": { "$specify$907": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010100", "T_FALL_MIN": "00000000000000000000000010010100", "T_FALL_TYP": "00000000000000000000000010010100", "T_RISE_MAX": "00000000000000000000000010010100", "T_RISE_MIN": "00000000000000000000000010010100", "T_RISE_TYP": "00000000000000000000000010010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$908": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100100100", "T_FALL_MIN": "00000000000000000000000100100100", "T_FALL_TYP": "00000000000000000000000100100100", "T_RISE_MAX": "00000000000000000000000100100100", "T_RISE_MIN": "00000000000000000000000100100100", "T_RISE_TYP": "00000000000000000000000100100100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$909": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101111100", "T_FALL_MIN": "00000000000000000000000101111100", "T_FALL_TYP": "00000000000000000000000101111100", "T_RISE_MAX": "00000000000000000000000101111100", "T_RISE_MIN": "00000000000000000000000101111100", "T_RISE_TYP": "00000000000000000000000101111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$910": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000000010", "T_FALL_MIN": "00000000000000000000001000000010", "T_FALL_TYP": "00000000000000000000001000000010", "T_RISE_MAX": "00000000000000000000001000000010", "T_RISE_MIN": "00000000000000000000001000000010", "T_RISE_TYP": "00000000000000000000001000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$911": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001001101010", "T_FALL_MIN": "00000000000000000000001001101010", "T_FALL_TYP": "00000000000000000000001001101010", "T_RISE_MAX": "00000000000000000000001001101010", "T_RISE_MIN": "00000000000000000000001001101010", "T_RISE_TYP": "00000000000000000000001001101010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$912": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001001101010", "T_FALL_MIN": "00000000000000000000001001101010", "T_FALL_TYP": "00000000000000000000001001101010", "T_RISE_MAX": "00000000000000000000001001101010", "T_RISE_MIN": "00000000000000000000001001101010", "T_RISE_TYP": "00000000000000000000001001101010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 8 ], "EN": [ "1" ], "SRC": [ 7 ] } } }, "netnames": { "A": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.46-36.47" } }, "B": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.43-36.44" } }, "C": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.40-36.41" } }, "D": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.37-36.38" } }, "M0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.33-36.35" } }, "M1": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.29-36.31" } }, "Z": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:36.56-36.57" } } } }, "\\$__ABC9_LUT7": { "attributes": { "blackbox": "00000000000000000000000000000001", "abc9_lut": "00000000000000000000000000001000", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.1-61.10" }, "ports": { "M2": { "direction": "input", "bits": [ 2 ] }, "M1": { "direction": "input", "bits": [ 3 ] }, "M0": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "C": { "direction": "input", "bits": [ 6 ] }, "B": { "direction": "input", "bits": [ 7 ] }, "A": { "direction": "input", "bits": [ 8 ] }, "Z": { "direction": "output", "bits": [ 9 ] } }, "cells": { "$specify$913": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010100", "T_FALL_MIN": "00000000000000000000000010010100", "T_FALL_TYP": "00000000000000000000000010010100", "T_RISE_MAX": "00000000000000000000000010010100", "T_RISE_MIN": "00000000000000000000000010010100", "T_RISE_TYP": "00000000000000000000000010010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$914": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100100001", "T_FALL_MIN": "00000000000000000000000100100001", "T_FALL_TYP": "00000000000000000000000100100001", "T_RISE_MAX": "00000000000000000000000100100001", "T_RISE_MIN": "00000000000000000000000100100001", "T_RISE_TYP": "00000000000000000000000100100001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$915": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000110110001", "T_FALL_MIN": "00000000000000000000000110110001", "T_FALL_TYP": "00000000000000000000000110110001", "T_RISE_MAX": "00000000000000000000000110110001", "T_RISE_MIN": "00000000000000000000000110110001", "T_RISE_TYP": "00000000000000000000000110110001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$916": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000001001", "T_FALL_MIN": "00000000000000000000001000001001", "T_FALL_TYP": "00000000000000000000001000001001", "T_RISE_MAX": "00000000000000000000001000001001", "T_RISE_MIN": "00000000000000000000001000001001", "T_RISE_TYP": "00000000000000000000001000001001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$917": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001010001111", "T_FALL_MIN": "00000000000000000000001010001111", "T_FALL_TYP": "00000000000000000000001010001111", "T_RISE_MAX": "00000000000000000000001010001111", "T_RISE_MIN": "00000000000000000000001010001111", "T_RISE_TYP": "00000000000000000000001010001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$918": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011110111", "T_FALL_MIN": "00000000000000000000001011110111", "T_FALL_TYP": "00000000000000000000001011110111", "T_RISE_MAX": "00000000000000000000001011110111", "T_RISE_MIN": "00000000000000000000001011110111", "T_RISE_TYP": "00000000000000000000001011110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 7 ] } }, "$specify$919": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001011110111", "T_FALL_MIN": "00000000000000000000001011110111", "T_FALL_TYP": "00000000000000000000001011110111", "T_RISE_MAX": "00000000000000000000001011110111", "T_RISE_MIN": "00000000000000000000001011110111", "T_RISE_TYP": "00000000000000000000001011110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 9 ], "EN": [ "1" ], "SRC": [ 8 ] } } }, "netnames": { "A": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.50-51.51" } }, "B": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.47-51.48" } }, "C": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.44-51.45" } }, "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.41-51.42" } }, "M0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.37-51.39" } }, "M1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.33-51.35" } }, "M2": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.29-51.31" } }, "Z": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:51.60-51.61" } } } }, "ALU54B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:44.1-95.10" }, "parameter_default_values": { "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "FORCE_ZERO_BARREL_SHIFT": "DISABLED", "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "LEGACY": "DISABLED", "MASK01": "0x00000000000000 ", "MASKPAT": "0x00000000000000 ", "MASKPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011", "MCPAT": "0x00000000000000 ", "MCPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011", "REG_FLAG_CLK": "NONE", "REG_INPUTC0_CLK": "NONE", "REG_INPUTC1_CLK": "NONE", "REG_OPCODEIN_0_CE": "CE0", "REG_OPCODEIN_0_CLK": "NONE", "REG_OPCODEIN_0_RST": "RST0", "REG_OPCODEIN_1_CE": "CE0", "REG_OPCODEIN_1_CLK": "NONE", "REG_OPCODEIN_1_RST": "RST0", "REG_OPCODEOP0_0_CE": "CE0", "REG_OPCODEOP0_0_CLK": "NONE", "REG_OPCODEOP0_0_RST": "RST0", "REG_OPCODEOP0_1_CE": "CE0", "REG_OPCODEOP0_1_CLK": "NONE", "REG_OPCODEOP0_1_RST": "RST0", "REG_OPCODEOP1_0_CLK": "NONE", "REG_OUTPUT0_CLK": "NONE", "REG_OUTPUT1_CLK": "NONE", "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011", "RNDPAT": "0x00000000000000 " }, "ports": { "CLK0": { "direction": "input", "bits": [ 2 ] }, "CLK1": { "direction": "input", "bits": [ 3 ] }, "CLK2": { "direction": "input", "bits": [ 4 ] }, "CLK3": { "direction": "input", "bits": [ 5 ] }, "CE0": { "direction": "input", "bits": [ 6 ] }, "CE1": { "direction": "input", "bits": [ 7 ] }, "CE2": { "direction": "input", "bits": [ 8 ] }, "CE3": { "direction": "input", "bits": [ 9 ] }, "RST0": { "direction": "input", "bits": [ 10 ] }, "RST1": { "direction": "input", "bits": [ 11 ] }, "RST2": { "direction": "input", "bits": [ 12 ] }, "RST3": { "direction": "input", "bits": [ 13 ] }, "SIGNEDIA": { "direction": "input", "bits": [ 14 ] }, "SIGNEDIB": { "direction": "input", "bits": [ 15 ] }, "SIGNEDCIN": { "direction": "input", "bits": [ 16 ] }, "A0": { "direction": "input", "bits": [ 17 ] }, "A1": { "direction": "input", "bits": [ 18 ] }, "A2": { "direction": "input", "bits": [ 19 ] }, "A3": { "direction": "input", "bits": [ 20 ] }, "A4": { "direction": "input", "bits": [ 21 ] }, "A5": { "direction": "input", "bits": [ 22 ] }, "A6": { "direction": "input", "bits": [ 23 ] }, "A7": { "direction": "input", "bits": [ 24 ] }, "A8": { "direction": "input", "bits": [ 25 ] }, "A9": { "direction": "input", "bits": [ 26 ] }, "A10": { "direction": "input", "bits": [ 27 ] }, "A11": { "direction": "input", "bits": [ 28 ] }, "A12": { "direction": "input", "bits": [ 29 ] }, "A13": { "direction": "input", "bits": [ 30 ] }, "A14": { "direction": "input", "bits": [ 31 ] }, "A15": { "direction": "input", "bits": [ 32 ] }, "A16": { "direction": "input", "bits": [ 33 ] }, "A17": { "direction": "input", "bits": [ 34 ] }, "A18": { "direction": "input", "bits": [ 35 ] }, "A19": { "direction": "input", "bits": [ 36 ] }, "A20": { "direction": "input", "bits": [ 37 ] }, "A21": { "direction": "input", "bits": [ 38 ] }, "A22": { "direction": "input", "bits": [ 39 ] }, "A23": { "direction": "input", "bits": [ 40 ] }, "A24": { "direction": "input", "bits": [ 41 ] }, "A25": { "direction": "input", "bits": [ 42 ] }, "A26": { "direction": "input", "bits": [ 43 ] }, "A27": { "direction": "input", "bits": [ 44 ] }, "A28": { "direction": "input", "bits": [ 45 ] }, "A29": { "direction": "input", "bits": [ 46 ] }, "A30": { "direction": "input", "bits": [ 47 ] }, "A31": { "direction": "input", "bits": [ 48 ] }, "A32": { "direction": "input", "bits": [ 49 ] }, "A33": { "direction": "input", "bits": [ 50 ] }, "A34": { "direction": "input", "bits": [ 51 ] }, "A35": { "direction": "input", "bits": [ 52 ] }, "B0": { "direction": "input", "bits": [ 53 ] }, "B1": { "direction": "input", "bits": [ 54 ] }, "B2": { "direction": "input", "bits": [ 55 ] }, "B3": { "direction": "input", "bits": [ 56 ] }, "B4": { "direction": "input", "bits": [ 57 ] }, "B5": { "direction": "input", "bits": [ 58 ] }, "B6": { "direction": "input", "bits": [ 59 ] }, "B7": { "direction": "input", "bits": [ 60 ] }, "B8": { "direction": "input", "bits": [ 61 ] }, "B9": { "direction": "input", "bits": [ 62 ] }, "B10": { "direction": "input", "bits": [ 63 ] }, "B11": { "direction": "input", "bits": [ 64 ] }, "B12": { "direction": "input", "bits": [ 65 ] }, "B13": { "direction": "input", "bits": [ 66 ] }, "B14": { "direction": "input", "bits": [ 67 ] }, "B15": { "direction": "input", "bits": [ 68 ] }, "B16": { "direction": "input", "bits": [ 69 ] }, "B17": { "direction": "input", "bits": [ 70 ] }, "B18": { "direction": "input", "bits": [ 71 ] }, "B19": { "direction": "input", "bits": [ 72 ] }, "B20": { "direction": "input", "bits": [ 73 ] }, "B21": { "direction": "input", "bits": [ 74 ] }, "B22": { "direction": "input", "bits": [ 75 ] }, "B23": { "direction": "input", "bits": [ 76 ] }, "B24": { "direction": "input", "bits": [ 77 ] }, "B25": { "direction": "input", "bits": [ 78 ] }, "B26": { "direction": "input", "bits": [ 79 ] }, "B27": { "direction": "input", "bits": [ 80 ] }, "B28": { "direction": "input", "bits": [ 81 ] }, "B29": { "direction": "input", "bits": [ 82 ] }, "B30": { "direction": "input", "bits": [ 83 ] }, "B31": { "direction": "input", "bits": [ 84 ] }, "B32": { "direction": "input", "bits": [ 85 ] }, "B33": { "direction": "input", "bits": [ 86 ] }, "B34": { "direction": "input", "bits": [ 87 ] }, "B35": { "direction": "input", "bits": [ 88 ] }, "C0": { "direction": "input", "bits": [ 89 ] }, "C1": { "direction": "input", "bits": [ 90 ] }, "C2": { "direction": "input", "bits": [ 91 ] }, "C3": { "direction": "input", "bits": [ 92 ] }, "C4": { "direction": "input", "bits": [ 93 ] }, "C5": { "direction": "input", "bits": [ 94 ] }, "C6": { "direction": "input", "bits": [ 95 ] }, "C7": { "direction": "input", "bits": [ 96 ] }, "C8": { "direction": "input", "bits": [ 97 ] }, "C9": { "direction": "input", "bits": [ 98 ] }, "C10": { "direction": "input", "bits": [ 99 ] }, "C11": { "direction": "input", "bits": [ 100 ] }, "C12": { "direction": "input", "bits": [ 101 ] }, "C13": { "direction": "input", "bits": [ 102 ] }, "C14": { "direction": "input", "bits": [ 103 ] }, "C15": { "direction": "input", "bits": [ 104 ] }, "C16": { "direction": "input", "bits": [ 105 ] }, "C17": { "direction": "input", "bits": [ 106 ] }, "C18": { "direction": "input", "bits": [ 107 ] }, "C19": { "direction": "input", "bits": [ 108 ] }, "C20": { "direction": "input", "bits": [ 109 ] }, "C21": { "direction": "input", "bits": [ 110 ] }, "C22": { "direction": "input", "bits": [ 111 ] }, "C23": { "direction": "input", "bits": [ 112 ] }, "C24": { "direction": "input", "bits": [ 113 ] }, "C25": { "direction": "input", "bits": [ 114 ] }, "C26": { "direction": "input", "bits": [ 115 ] }, "C27": { "direction": "input", "bits": [ 116 ] }, "C28": { "direction": "input", "bits": [ 117 ] }, "C29": { "direction": "input", "bits": [ 118 ] }, "C30": { "direction": "input", "bits": [ 119 ] }, "C31": { "direction": "input", "bits": [ 120 ] }, "C32": { "direction": "input", "bits": [ 121 ] }, "C33": { "direction": "input", "bits": [ 122 ] }, "C34": { "direction": "input", "bits": [ 123 ] }, "C35": { "direction": "input", "bits": [ 124 ] }, "C36": { "direction": "input", "bits": [ 125 ] }, "C37": { "direction": "input", "bits": [ 126 ] }, "C38": { "direction": "input", "bits": [ 127 ] }, "C39": { "direction": "input", "bits": [ 128 ] }, "C40": { "direction": "input", "bits": [ 129 ] }, "C41": { "direction": "input", "bits": [ 130 ] }, "C42": { "direction": "input", "bits": [ 131 ] }, "C43": { "direction": "input", "bits": [ 132 ] }, "C44": { "direction": "input", "bits": [ 133 ] }, "C45": { "direction": "input", "bits": [ 134 ] }, "C46": { "direction": "input", "bits": [ 135 ] }, "C47": { "direction": "input", "bits": [ 136 ] }, "C48": { "direction": "input", "bits": [ 137 ] }, "C49": { "direction": "input", "bits": [ 138 ] }, "C50": { "direction": "input", "bits": [ 139 ] }, "C51": { "direction": "input", "bits": [ 140 ] }, "C52": { "direction": "input", "bits": [ 141 ] }, "C53": { "direction": "input", "bits": [ 142 ] }, "CFB0": { "direction": "input", "bits": [ 143 ] }, "CFB1": { "direction": "input", "bits": [ 144 ] }, "CFB2": { "direction": "input", "bits": [ 145 ] }, "CFB3": { "direction": "input", "bits": [ 146 ] }, "CFB4": { "direction": "input", "bits": [ 147 ] }, "CFB5": { "direction": "input", "bits": [ 148 ] }, "CFB6": { "direction": "input", "bits": [ 149 ] }, "CFB7": { "direction": "input", "bits": [ 150 ] }, "CFB8": { "direction": "input", "bits": [ 151 ] }, "CFB9": { "direction": "input", "bits": [ 152 ] }, "CFB10": { "direction": "input", "bits": [ 153 ] }, "CFB11": { "direction": "input", "bits": [ 154 ] }, "CFB12": { "direction": "input", "bits": [ 155 ] }, "CFB13": { "direction": "input", "bits": [ 156 ] }, "CFB14": { "direction": "input", "bits": [ 157 ] }, "CFB15": { "direction": "input", "bits": [ 158 ] }, "CFB16": { "direction": "input", "bits": [ 159 ] }, "CFB17": { "direction": "input", "bits": [ 160 ] }, "CFB18": { "direction": "input", "bits": [ 161 ] }, "CFB19": { "direction": "input", "bits": [ 162 ] }, "CFB20": { "direction": "input", "bits": [ 163 ] }, "CFB21": { "direction": "input", "bits": [ 164 ] }, "CFB22": { "direction": "input", "bits": [ 165 ] }, "CFB23": { "direction": "input", "bits": [ 166 ] }, "CFB24": { "direction": "input", "bits": [ 167 ] }, "CFB25": { "direction": "input", "bits": [ 168 ] }, "CFB26": { "direction": "input", "bits": [ 169 ] }, "CFB27": { "direction": "input", "bits": [ 170 ] }, "CFB28": { "direction": "input", "bits": [ 171 ] }, "CFB29": { "direction": "input", "bits": [ 172 ] }, "CFB30": { "direction": "input", "bits": [ 173 ] }, "CFB31": { "direction": "input", "bits": [ 174 ] }, "CFB32": { "direction": "input", "bits": [ 175 ] }, "CFB33": { "direction": "input", "bits": [ 176 ] }, "CFB34": { "direction": "input", "bits": [ 177 ] }, "CFB35": { "direction": "input", "bits": [ 178 ] }, "CFB36": { "direction": "input", "bits": [ 179 ] }, "CFB37": { "direction": "input", "bits": [ 180 ] }, "CFB38": { "direction": "input", "bits": [ 181 ] }, "CFB39": { "direction": "input", "bits": [ 182 ] }, "CFB40": { "direction": "input", "bits": [ 183 ] }, "CFB41": { "direction": "input", "bits": [ 184 ] }, "CFB42": { "direction": "input", "bits": [ 185 ] }, "CFB43": { "direction": "input", "bits": [ 186 ] }, "CFB44": { "direction": "input", "bits": [ 187 ] }, "CFB45": { "direction": "input", "bits": [ 188 ] }, "CFB46": { "direction": "input", "bits": [ 189 ] }, "CFB47": { "direction": "input", "bits": [ 190 ] }, "CFB48": { "direction": "input", "bits": [ 191 ] }, "CFB49": { "direction": "input", "bits": [ 192 ] }, "CFB50": { "direction": "input", "bits": [ 193 ] }, "CFB51": { "direction": "input", "bits": [ 194 ] }, "CFB52": { "direction": "input", "bits": [ 195 ] }, "CFB53": { "direction": "input", "bits": [ 196 ] }, "MA0": { "direction": "input", "bits": [ 197 ] }, "MA1": { "direction": "input", "bits": [ 198 ] }, "MA2": { "direction": "input", "bits": [ 199 ] }, "MA3": { "direction": "input", "bits": [ 200 ] }, "MA4": { "direction": "input", "bits": [ 201 ] }, "MA5": { "direction": "input", "bits": [ 202 ] }, "MA6": { "direction": "input", "bits": [ 203 ] }, "MA7": { "direction": "input", "bits": [ 204 ] }, "MA8": { "direction": "input", "bits": [ 205 ] }, "MA9": { "direction": "input", "bits": [ 206 ] }, "MA10": { "direction": "input", "bits": [ 207 ] }, "MA11": { "direction": "input", "bits": [ 208 ] }, "MA12": { "direction": "input", "bits": [ 209 ] }, "MA13": { "direction": "input", "bits": [ 210 ] }, "MA14": { "direction": "input", "bits": [ 211 ] }, "MA15": { "direction": "input", "bits": [ 212 ] }, "MA16": { "direction": "input", "bits": [ 213 ] }, "MA17": { "direction": "input", "bits": [ 214 ] }, "MA18": { "direction": "input", "bits": [ 215 ] }, "MA19": { "direction": "input", "bits": [ 216 ] }, "MA20": { "direction": "input", "bits": [ 217 ] }, "MA21": { "direction": "input", "bits": [ 218 ] }, "MA22": { "direction": "input", "bits": [ 219 ] }, "MA23": { "direction": "input", "bits": [ 220 ] }, "MA24": { "direction": "input", "bits": [ 221 ] }, "MA25": { "direction": "input", "bits": [ 222 ] }, "MA26": { "direction": "input", "bits": [ 223 ] }, "MA27": { "direction": "input", "bits": [ 224 ] }, "MA28": { "direction": "input", "bits": [ 225 ] }, "MA29": { "direction": "input", "bits": [ 226 ] }, "MA30": { "direction": "input", "bits": [ 227 ] }, "MA31": { "direction": "input", "bits": [ 228 ] }, "MA32": { "direction": "input", "bits": [ 229 ] }, "MA33": { "direction": "input", "bits": [ 230 ] }, "MA34": { "direction": "input", "bits": [ 231 ] }, "MA35": { "direction": "input", "bits": [ 232 ] }, "MB0": { "direction": "input", "bits": [ 233 ] }, "MB1": { "direction": "input", "bits": [ 234 ] }, "MB2": { "direction": "input", "bits": [ 235 ] }, "MB3": { "direction": "input", "bits": [ 236 ] }, "MB4": { "direction": "input", "bits": [ 237 ] }, "MB5": { "direction": "input", "bits": [ 238 ] }, "MB6": { "direction": "input", "bits": [ 239 ] }, "MB7": { "direction": "input", "bits": [ 240 ] }, "MB8": { "direction": "input", "bits": [ 241 ] }, "MB9": { "direction": "input", "bits": [ 242 ] }, "MB10": { "direction": "input", "bits": [ 243 ] }, "MB11": { "direction": "input", "bits": [ 244 ] }, "MB12": { "direction": "input", "bits": [ 245 ] }, "MB13": { "direction": "input", "bits": [ 246 ] }, "MB14": { "direction": "input", "bits": [ 247 ] }, "MB15": { "direction": "input", "bits": [ 248 ] }, "MB16": { "direction": "input", "bits": [ 249 ] }, "MB17": { "direction": "input", "bits": [ 250 ] }, "MB18": { "direction": "input", "bits": [ 251 ] }, "MB19": { "direction": "input", "bits": [ 252 ] }, "MB20": { "direction": "input", "bits": [ 253 ] }, "MB21": { "direction": "input", "bits": [ 254 ] }, "MB22": { "direction": "input", "bits": [ 255 ] }, "MB23": { "direction": "input", "bits": [ 256 ] }, "MB24": { "direction": "input", "bits": [ 257 ] }, "MB25": { "direction": "input", "bits": [ 258 ] }, "MB26": { "direction": "input", "bits": [ 259 ] }, "MB27": { "direction": "input", "bits": [ 260 ] }, "MB28": { "direction": "input", "bits": [ 261 ] }, "MB29": { "direction": "input", "bits": [ 262 ] }, "MB30": { "direction": "input", "bits": [ 263 ] }, "MB31": { "direction": "input", "bits": [ 264 ] }, "MB32": { "direction": "input", "bits": [ 265 ] }, "MB33": { "direction": "input", "bits": [ 266 ] }, "MB34": { "direction": "input", "bits": [ 267 ] }, "MB35": { "direction": "input", "bits": [ 268 ] }, "CIN0": { "direction": "input", "bits": [ 269 ] }, "CIN1": { "direction": "input", "bits": [ 270 ] }, "CIN2": { "direction": "input", "bits": [ 271 ] }, "CIN3": { "direction": "input", "bits": [ 272 ] }, "CIN4": { "direction": "input", "bits": [ 273 ] }, "CIN5": { "direction": "input", "bits": [ 274 ] }, "CIN6": { "direction": "input", "bits": [ 275 ] }, "CIN7": { "direction": "input", "bits": [ 276 ] }, "CIN8": { "direction": "input", "bits": [ 277 ] }, "CIN9": { "direction": "input", "bits": [ 278 ] }, "CIN10": { "direction": "input", "bits": [ 279 ] }, "CIN11": { "direction": "input", "bits": [ 280 ] }, "CIN12": { "direction": "input", "bits": [ 281 ] }, "CIN13": { "direction": "input", "bits": [ 282 ] }, "CIN14": { "direction": "input", "bits": [ 283 ] }, "CIN15": { "direction": "input", "bits": [ 284 ] }, "CIN16": { "direction": "input", "bits": [ 285 ] }, "CIN17": { "direction": "input", "bits": [ 286 ] }, "CIN18": { "direction": "input", "bits": [ 287 ] }, "CIN19": { "direction": "input", "bits": [ 288 ] }, "CIN20": { "direction": "input", "bits": [ 289 ] }, "CIN21": { "direction": "input", "bits": [ 290 ] }, "CIN22": { "direction": "input", "bits": [ 291 ] }, "CIN23": { "direction": "input", "bits": [ 292 ] }, "CIN24": { "direction": "input", "bits": [ 293 ] }, "CIN25": { "direction": "input", "bits": [ 294 ] }, "CIN26": { "direction": "input", "bits": [ 295 ] }, "CIN27": { "direction": "input", "bits": [ 296 ] }, "CIN28": { "direction": "input", "bits": [ 297 ] }, "CIN29": { "direction": "input", "bits": [ 298 ] }, "CIN30": { "direction": "input", "bits": [ 299 ] }, "CIN31": { "direction": "input", "bits": [ 300 ] }, "CIN32": { "direction": "input", "bits": [ 301 ] }, "CIN33": { "direction": "input", "bits": [ 302 ] }, "CIN34": { "direction": "input", "bits": [ 303 ] }, "CIN35": { "direction": "input", "bits": [ 304 ] }, "CIN36": { "direction": "input", "bits": [ 305 ] }, "CIN37": { "direction": "input", "bits": [ 306 ] }, "CIN38": { "direction": "input", "bits": [ 307 ] }, "CIN39": { "direction": "input", "bits": [ 308 ] }, "CIN40": { "direction": "input", "bits": [ 309 ] }, "CIN41": { "direction": "input", "bits": [ 310 ] }, "CIN42": { "direction": "input", "bits": [ 311 ] }, "CIN43": { "direction": "input", "bits": [ 312 ] }, "CIN44": { "direction": "input", "bits": [ 313 ] }, "CIN45": { "direction": "input", "bits": [ 314 ] }, "CIN46": { "direction": "input", "bits": [ 315 ] }, "CIN47": { "direction": "input", "bits": [ 316 ] }, "CIN48": { "direction": "input", "bits": [ 317 ] }, "CIN49": { "direction": "input", "bits": [ 318 ] }, "CIN50": { "direction": "input", "bits": [ 319 ] }, "CIN51": { "direction": "input", "bits": [ 320 ] }, "CIN52": { "direction": "input", "bits": [ 321 ] }, "CIN53": { "direction": "input", "bits": [ 322 ] }, "OP0": { "direction": "input", "bits": [ 323 ] }, "OP1": { "direction": "input", "bits": [ 324 ] }, "OP2": { "direction": "input", "bits": [ 325 ] }, "OP3": { "direction": "input", "bits": [ 326 ] }, "OP4": { "direction": "input", "bits": [ 327 ] }, "OP5": { "direction": "input", "bits": [ 328 ] }, "OP6": { "direction": "input", "bits": [ 329 ] }, "OP7": { "direction": "input", "bits": [ 330 ] }, "OP8": { "direction": "input", "bits": [ 331 ] }, "OP9": { "direction": "input", "bits": [ 332 ] }, "OP10": { "direction": "input", "bits": [ 333 ] }, "R0": { "direction": "output", "bits": [ 334 ] }, "R1": { "direction": "output", "bits": [ 335 ] }, "R2": { "direction": "output", "bits": [ 336 ] }, "R3": { "direction": "output", "bits": [ 337 ] }, "R4": { "direction": "output", "bits": [ 338 ] }, "R5": { "direction": "output", "bits": [ 339 ] }, "R6": { "direction": "output", "bits": [ 340 ] }, "R7": { "direction": "output", "bits": [ 341 ] }, "R8": { "direction": "output", "bits": [ 342 ] }, "R9": { "direction": "output", "bits": [ 343 ] }, "R10": { "direction": "output", "bits": [ 344 ] }, "R11": { "direction": "output", "bits": [ 345 ] }, "R12": { "direction": "output", "bits": [ 346 ] }, "R13": { "direction": "output", "bits": [ 347 ] }, "R14": { "direction": "output", "bits": [ 348 ] }, "R15": { "direction": "output", "bits": [ 349 ] }, "R16": { "direction": "output", "bits": [ 350 ] }, "R17": { "direction": "output", "bits": [ 351 ] }, "R18": { "direction": "output", "bits": [ 352 ] }, "R19": { "direction": "output", "bits": [ 353 ] }, "R20": { "direction": "output", "bits": [ 354 ] }, "R21": { "direction": "output", "bits": [ 355 ] }, "R22": { "direction": "output", "bits": [ 356 ] }, "R23": { "direction": "output", "bits": [ 357 ] }, "R24": { "direction": "output", "bits": [ 358 ] }, "R25": { "direction": "output", "bits": [ 359 ] }, "R26": { "direction": "output", "bits": [ 360 ] }, "R27": { "direction": "output", "bits": [ 361 ] }, "R28": { "direction": "output", "bits": [ 362 ] }, "R29": { "direction": "output", "bits": [ 363 ] }, "R30": { "direction": "output", "bits": [ 364 ] }, "R31": { "direction": "output", "bits": [ 365 ] }, "R32": { "direction": "output", "bits": [ 366 ] }, "R33": { "direction": "output", "bits": [ 367 ] }, "R34": { "direction": "output", "bits": [ 368 ] }, "R35": { "direction": "output", "bits": [ 369 ] }, "R36": { "direction": "output", "bits": [ 370 ] }, "R37": { "direction": "output", "bits": [ 371 ] }, "R38": { "direction": "output", "bits": [ 372 ] }, "R39": { "direction": "output", "bits": [ 373 ] }, "R40": { "direction": "output", "bits": [ 374 ] }, "R41": { "direction": "output", "bits": [ 375 ] }, "R42": { "direction": "output", "bits": [ 376 ] }, "R43": { "direction": "output", "bits": [ 377 ] }, "R44": { "direction": "output", "bits": [ 378 ] }, "R45": { "direction": "output", "bits": [ 379 ] }, "R46": { "direction": "output", "bits": [ 380 ] }, "R47": { "direction": "output", "bits": [ 381 ] }, "R48": { "direction": "output", "bits": [ 382 ] }, "R49": { "direction": "output", "bits": [ 383 ] }, "R50": { "direction": "output", "bits": [ 384 ] }, "R51": { "direction": "output", "bits": [ 385 ] }, "R52": { "direction": "output", "bits": [ 386 ] }, "R53": { "direction": "output", "bits": [ 387 ] }, "CO0": { "direction": "output", "bits": [ 388 ] }, "CO1": { "direction": "output", "bits": [ 389 ] }, "CO2": { "direction": "output", "bits": [ 390 ] }, "CO3": { "direction": "output", "bits": [ 391 ] }, "CO4": { "direction": "output", "bits": [ 392 ] }, "CO5": { "direction": "output", "bits": [ 393 ] }, "CO6": { "direction": "output", "bits": [ 394 ] }, "CO7": { "direction": "output", "bits": [ 395 ] }, "CO8": { "direction": "output", "bits": [ 396 ] }, "CO9": { "direction": "output", "bits": [ 397 ] }, "CO10": { "direction": "output", "bits": [ 398 ] }, "CO11": { "direction": "output", "bits": [ 399 ] }, "CO12": { "direction": "output", "bits": [ 400 ] }, "CO13": { "direction": "output", "bits": [ 401 ] }, "CO14": { "direction": "output", "bits": [ 402 ] }, "CO15": { "direction": "output", "bits": [ 403 ] }, "CO16": { "direction": "output", "bits": [ 404 ] }, "CO17": { "direction": "output", "bits": [ 405 ] }, "CO18": { "direction": "output", "bits": [ 406 ] }, "CO19": { "direction": "output", "bits": [ 407 ] }, "CO20": { "direction": "output", "bits": [ 408 ] }, "CO21": { "direction": "output", "bits": [ 409 ] }, "CO22": { "direction": "output", "bits": [ 410 ] }, "CO23": { "direction": "output", "bits": [ 411 ] }, "CO24": { "direction": "output", "bits": [ 412 ] }, "CO25": { "direction": "output", "bits": [ 413 ] }, "CO26": { "direction": "output", "bits": [ 414 ] }, "CO27": { "direction": "output", "bits": [ 415 ] }, "CO28": { "direction": "output", "bits": [ 416 ] }, "CO29": { "direction": "output", "bits": [ 417 ] }, "CO30": { "direction": "output", "bits": [ 418 ] }, "CO31": { "direction": "output", "bits": [ 419 ] }, "CO32": { "direction": "output", "bits": [ 420 ] }, "CO33": { "direction": "output", "bits": [ 421 ] }, "CO34": { "direction": "output", "bits": [ 422 ] }, "CO35": { "direction": "output", "bits": [ 423 ] }, "CO36": { "direction": "output", "bits": [ 424 ] }, "CO37": { "direction": "output", "bits": [ 425 ] }, "CO38": { "direction": "output", "bits": [ 426 ] }, "CO39": { "direction": "output", "bits": [ 427 ] }, "CO40": { "direction": "output", "bits": [ 428 ] }, "CO41": { "direction": "output", "bits": [ 429 ] }, "CO42": { "direction": "output", "bits": [ 430 ] }, "CO43": { "direction": "output", "bits": [ 431 ] }, "CO44": { "direction": "output", "bits": [ 432 ] }, "CO45": { "direction": "output", "bits": [ 433 ] }, "CO46": { "direction": "output", "bits": [ 434 ] }, "CO47": { "direction": "output", "bits": [ 435 ] }, "CO48": { "direction": "output", "bits": [ 436 ] }, "CO49": { "direction": "output", "bits": [ 437 ] }, "CO50": { "direction": "output", "bits": [ 438 ] }, "CO51": { "direction": "output", "bits": [ 439 ] }, "CO52": { "direction": "output", "bits": [ 440 ] }, "CO53": { "direction": "output", "bits": [ 441 ] }, "EQZ": { "direction": "output", "bits": [ 442 ] }, "EQZM": { "direction": "output", "bits": [ 443 ] }, "EQOM": { "direction": "output", "bits": [ 444 ] }, "EQPAT": { "direction": "output", "bits": [ 445 ] }, "EQPATB": { "direction": "output", "bits": [ 446 ] }, "OVER": { "direction": "output", "bits": [ 447 ] }, "UNDER": { "direction": "output", "bits": [ 448 ] }, "OVERUNDER": { "direction": "output", "bits": [ 449 ] }, "SIGNEDR": { "direction": "output", "bits": [ 450 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.8-49.10" } }, "A1": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.12-49.14" } }, "A10": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.48-49.51" } }, "A11": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.53-49.56" } }, "A12": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.58-49.61" } }, "A13": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.63-49.66" } }, "A14": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.68-49.71" } }, "A15": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.73-49.76" } }, "A16": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.78-49.81" } }, "A17": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.83-49.86" } }, "A18": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.88-49.91" } }, "A19": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.93-49.96" } }, "A2": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.16-49.18" } }, "A20": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.98-49.101" } }, "A21": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.103-49.106" } }, "A22": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.108-49.111" } }, "A23": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.113-49.116" } }, "A24": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.118-49.121" } }, "A25": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.123-49.126" } }, "A26": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.128-49.131" } }, "A27": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.133-49.136" } }, "A28": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.138-49.141" } }, "A29": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.143-49.146" } }, "A3": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.20-49.22" } }, "A30": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.148-49.151" } }, "A31": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.153-49.156" } }, "A32": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.158-49.161" } }, "A33": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.163-49.166" } }, "A34": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.168-49.171" } }, "A35": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.173-49.176" } }, "A4": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.24-49.26" } }, "A5": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.28-49.30" } }, "A6": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.32-49.34" } }, "A7": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.36-49.38" } }, "A8": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.40-49.42" } }, "A9": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:49.44-49.46" } }, "B0": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.8-50.10" } }, "B1": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.12-50.14" } }, "B10": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.48-50.51" } }, "B11": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.53-50.56" } }, "B12": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.58-50.61" } }, "B13": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.63-50.66" } }, "B14": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.68-50.71" } }, "B15": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.73-50.76" } }, "B16": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.78-50.81" } }, "B17": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.83-50.86" } }, "B18": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.88-50.91" } }, "B19": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.93-50.96" } }, "B2": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.16-50.18" } }, "B20": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.98-50.101" } }, "B21": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.103-50.106" } }, "B22": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.108-50.111" } }, "B23": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.113-50.116" } }, "B24": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.118-50.121" } }, "B25": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.123-50.126" } }, "B26": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.128-50.131" } }, "B27": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.133-50.136" } }, "B28": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.138-50.141" } }, "B29": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.143-50.146" } }, "B3": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.20-50.22" } }, "B30": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.148-50.151" } }, "B31": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.153-50.156" } }, "B32": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.158-50.161" } }, "B33": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.163-50.166" } }, "B34": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.168-50.171" } }, "B35": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.173-50.176" } }, "B4": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.24-50.26" } }, "B5": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.28-50.30" } }, "B6": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.32-50.34" } }, "B7": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.36-50.38" } }, "B8": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.40-50.42" } }, "B9": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:50.44-50.46" } }, "C0": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.8-51.10" } }, "C1": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.12-51.14" } }, "C10": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.48-51.51" } }, "C11": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.53-51.56" } }, "C12": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.58-51.61" } }, "C13": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.63-51.66" } }, "C14": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.68-51.71" } }, "C15": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.73-51.76" } }, "C16": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.78-51.81" } }, "C17": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.83-51.86" } }, "C18": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.88-51.91" } }, "C19": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.93-51.96" } }, "C2": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.16-51.18" } }, "C20": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.98-51.101" } }, "C21": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.103-51.106" } }, "C22": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.108-51.111" } }, "C23": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.113-51.116" } }, "C24": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.118-51.121" } }, "C25": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.123-51.126" } }, "C26": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.128-51.131" } }, "C27": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.133-51.136" } }, "C28": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.138-51.141" } }, "C29": { "hide_name": 0, "bits": [ 118 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.143-51.146" } }, "C3": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.20-51.22" } }, "C30": { "hide_name": 0, "bits": [ 119 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.148-51.151" } }, "C31": { "hide_name": 0, "bits": [ 120 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.153-51.156" } }, "C32": { "hide_name": 0, "bits": [ 121 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.158-51.161" } }, "C33": { "hide_name": 0, "bits": [ 122 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.163-51.166" } }, "C34": { "hide_name": 0, "bits": [ 123 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.168-51.171" } }, "C35": { "hide_name": 0, "bits": [ 124 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.173-51.176" } }, "C36": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.178-51.181" } }, "C37": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.183-51.186" } }, "C38": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.188-51.191" } }, "C39": { "hide_name": 0, "bits": [ 128 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.193-51.196" } }, "C4": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.24-51.26" } }, "C40": { "hide_name": 0, "bits": [ 129 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.198-51.201" } }, "C41": { "hide_name": 0, "bits": [ 130 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.203-51.206" } }, "C42": { "hide_name": 0, "bits": [ 131 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.208-51.211" } }, "C43": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.213-51.216" } }, "C44": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.218-51.221" } }, "C45": { "hide_name": 0, "bits": [ 134 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.223-51.226" } }, "C46": { "hide_name": 0, "bits": [ 135 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.228-51.231" } }, "C47": { "hide_name": 0, "bits": [ 136 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.233-51.236" } }, "C48": { "hide_name": 0, "bits": [ 137 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.238-51.241" } }, "C49": { "hide_name": 0, "bits": [ 138 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.243-51.246" } }, "C5": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.28-51.30" } }, "C50": { "hide_name": 0, "bits": [ 139 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.248-51.251" } }, "C51": { "hide_name": 0, "bits": [ 140 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.253-51.256" } }, "C52": { "hide_name": 0, "bits": [ 141 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.258-51.261" } }, "C53": { "hide_name": 0, "bits": [ 142 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.263-51.266" } }, "C6": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.32-51.34" } }, "C7": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.36-51.38" } }, "C8": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.40-51.42" } }, "C9": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:51.44-51.46" } }, "CE0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:46.8-46.11" } }, "CE1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:46.13-46.16" } }, "CE2": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:46.18-46.21" } }, "CE3": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:46.23-46.26" } }, "CFB0": { "hide_name": 0, "bits": [ 143 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.8-52.12" } }, "CFB1": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.14-52.18" } }, "CFB10": { "hide_name": 0, "bits": [ 153 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.68-52.73" } }, "CFB11": { "hide_name": 0, "bits": [ 154 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.75-52.80" } }, "CFB12": { "hide_name": 0, "bits": [ 155 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.82-52.87" } }, "CFB13": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.89-52.94" } }, "CFB14": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.96-52.101" } }, "CFB15": { "hide_name": 0, "bits": [ 158 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.103-52.108" } }, "CFB16": { "hide_name": 0, "bits": [ 159 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.110-52.115" } }, "CFB17": { "hide_name": 0, "bits": [ 160 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.117-52.122" } }, "CFB18": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.124-52.129" } }, "CFB19": { "hide_name": 0, "bits": [ 162 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.131-52.136" } }, "CFB2": { "hide_name": 0, "bits": [ 145 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.20-52.24" } }, "CFB20": { "hide_name": 0, "bits": [ 163 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.138-52.143" } }, "CFB21": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.145-52.150" } }, "CFB22": { "hide_name": 0, "bits": [ 165 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.152-52.157" } }, "CFB23": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.159-52.164" } }, "CFB24": { "hide_name": 0, "bits": [ 167 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.166-52.171" } }, "CFB25": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.173-52.178" } }, "CFB26": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.180-52.185" } }, "CFB27": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.187-52.192" } }, "CFB28": { "hide_name": 0, "bits": [ 171 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.194-52.199" } }, "CFB29": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.201-52.206" } }, "CFB3": { "hide_name": 0, "bits": [ 146 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.26-52.30" } }, "CFB30": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.208-52.213" } }, "CFB31": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.215-52.220" } }, "CFB32": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.222-52.227" } }, "CFB33": { "hide_name": 0, "bits": [ 176 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.229-52.234" } }, "CFB34": { "hide_name": 0, "bits": [ 177 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.236-52.241" } }, "CFB35": { "hide_name": 0, "bits": [ 178 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.243-52.248" } }, "CFB36": { "hide_name": 0, "bits": [ 179 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.250-52.255" } }, "CFB37": { "hide_name": 0, "bits": [ 180 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.257-52.262" } }, "CFB38": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.264-52.269" } }, "CFB39": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.271-52.276" } }, "CFB4": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.32-52.36" } }, "CFB40": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.278-52.283" } }, "CFB41": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.285-52.290" } }, "CFB42": { "hide_name": 0, "bits": [ 185 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.292-52.297" } }, "CFB43": { "hide_name": 0, "bits": [ 186 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.299-52.304" } }, "CFB44": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.306-52.311" } }, "CFB45": { "hide_name": 0, "bits": [ 188 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.313-52.318" } }, "CFB46": { "hide_name": 0, "bits": [ 189 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.320-52.325" } }, "CFB47": { "hide_name": 0, "bits": [ 190 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.327-52.332" } }, "CFB48": { "hide_name": 0, "bits": [ 191 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.334-52.339" } }, "CFB49": { "hide_name": 0, "bits": [ 192 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.341-52.346" } }, "CFB5": { "hide_name": 0, "bits": [ 148 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.38-52.42" } }, "CFB50": { "hide_name": 0, "bits": [ 193 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.348-52.353" } }, "CFB51": { "hide_name": 0, "bits": [ 194 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.355-52.360" } }, "CFB52": { "hide_name": 0, "bits": [ 195 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.362-52.367" } }, "CFB53": { "hide_name": 0, "bits": [ 196 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.369-52.374" } }, "CFB6": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.44-52.48" } }, "CFB7": { "hide_name": 0, "bits": [ 150 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.50-52.54" } }, "CFB8": { "hide_name": 0, "bits": [ 151 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.56-52.60" } }, "CFB9": { "hide_name": 0, "bits": [ 152 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:52.62-52.66" } }, "CIN0": { "hide_name": 0, "bits": [ 269 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.8-55.12" } }, "CIN1": { "hide_name": 0, "bits": [ 270 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.14-55.18" } }, "CIN10": { "hide_name": 0, "bits": [ 279 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.68-55.73" } }, "CIN11": { "hide_name": 0, "bits": [ 280 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.75-55.80" } }, "CIN12": { "hide_name": 0, "bits": [ 281 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.82-55.87" } }, "CIN13": { "hide_name": 0, "bits": [ 282 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.89-55.94" } }, "CIN14": { "hide_name": 0, "bits": [ 283 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.96-55.101" } }, "CIN15": { "hide_name": 0, "bits": [ 284 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.103-55.108" } }, "CIN16": { "hide_name": 0, "bits": [ 285 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.110-55.115" } }, "CIN17": { "hide_name": 0, "bits": [ 286 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.117-55.122" } }, "CIN18": { "hide_name": 0, "bits": [ 287 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.124-55.129" } }, "CIN19": { "hide_name": 0, "bits": [ 288 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.131-55.136" } }, "CIN2": { "hide_name": 0, "bits": [ 271 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.20-55.24" } }, "CIN20": { "hide_name": 0, "bits": [ 289 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.138-55.143" } }, "CIN21": { "hide_name": 0, "bits": [ 290 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.145-55.150" } }, "CIN22": { "hide_name": 0, "bits": [ 291 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.152-55.157" } }, "CIN23": { "hide_name": 0, "bits": [ 292 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.159-55.164" } }, "CIN24": { "hide_name": 0, "bits": [ 293 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.166-55.171" } }, "CIN25": { "hide_name": 0, "bits": [ 294 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.173-55.178" } }, "CIN26": { "hide_name": 0, "bits": [ 295 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.180-55.185" } }, "CIN27": { "hide_name": 0, "bits": [ 296 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.187-55.192" } }, "CIN28": { "hide_name": 0, "bits": [ 297 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.194-55.199" } }, "CIN29": { "hide_name": 0, "bits": [ 298 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.201-55.206" } }, "CIN3": { "hide_name": 0, "bits": [ 272 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.26-55.30" } }, "CIN30": { "hide_name": 0, "bits": [ 299 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.208-55.213" } }, "CIN31": { "hide_name": 0, "bits": [ 300 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.215-55.220" } }, "CIN32": { "hide_name": 0, "bits": [ 301 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.222-55.227" } }, "CIN33": { "hide_name": 0, "bits": [ 302 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.229-55.234" } }, "CIN34": { "hide_name": 0, "bits": [ 303 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.236-55.241" } }, "CIN35": { "hide_name": 0, "bits": [ 304 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.243-55.248" } }, "CIN36": { "hide_name": 0, "bits": [ 305 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.250-55.255" } }, "CIN37": { "hide_name": 0, "bits": [ 306 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.257-55.262" } }, "CIN38": { "hide_name": 0, "bits": [ 307 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.264-55.269" } }, "CIN39": { "hide_name": 0, "bits": [ 308 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.271-55.276" } }, "CIN4": { "hide_name": 0, "bits": [ 273 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.32-55.36" } }, "CIN40": { "hide_name": 0, "bits": [ 309 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.278-55.283" } }, "CIN41": { "hide_name": 0, "bits": [ 310 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.285-55.290" } }, "CIN42": { "hide_name": 0, "bits": [ 311 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.292-55.297" } }, "CIN43": { "hide_name": 0, "bits": [ 312 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.299-55.304" } }, "CIN44": { "hide_name": 0, "bits": [ 313 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.306-55.311" } }, "CIN45": { "hide_name": 0, "bits": [ 314 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.313-55.318" } }, "CIN46": { "hide_name": 0, "bits": [ 315 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.320-55.325" } }, "CIN47": { "hide_name": 0, "bits": [ 316 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.327-55.332" } }, "CIN48": { "hide_name": 0, "bits": [ 317 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.334-55.339" } }, "CIN49": { "hide_name": 0, "bits": [ 318 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.341-55.346" } }, "CIN5": { "hide_name": 0, "bits": [ 274 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.38-55.42" } }, "CIN50": { "hide_name": 0, "bits": [ 319 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.348-55.353" } }, "CIN51": { "hide_name": 0, "bits": [ 320 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.355-55.360" } }, "CIN52": { "hide_name": 0, "bits": [ 321 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.362-55.367" } }, "CIN53": { "hide_name": 0, "bits": [ 322 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.369-55.374" } }, "CIN6": { "hide_name": 0, "bits": [ 275 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.44-55.48" } }, "CIN7": { "hide_name": 0, "bits": [ 276 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.50-55.54" } }, "CIN8": { "hide_name": 0, "bits": [ 277 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.56-55.60" } }, "CIN9": { "hide_name": 0, "bits": [ 278 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:55.62-55.66" } }, "CLK0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:45.8-45.12" } }, "CLK1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:45.14-45.18" } }, "CLK2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:45.20-45.24" } }, "CLK3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:45.26-45.30" } }, "CO0": { "hide_name": 0, "bits": [ 388 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.9-58.12" } }, "CO1": { "hide_name": 0, "bits": [ 389 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.14-58.17" } }, "CO10": { "hide_name": 0, "bits": [ 398 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.59-58.63" } }, "CO11": { "hide_name": 0, "bits": [ 399 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.65-58.69" } }, "CO12": { "hide_name": 0, "bits": [ 400 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.71-58.75" } }, "CO13": { "hide_name": 0, "bits": [ 401 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.77-58.81" } }, "CO14": { "hide_name": 0, "bits": [ 402 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.83-58.87" } }, "CO15": { "hide_name": 0, "bits": [ 403 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.89-58.93" } }, "CO16": { "hide_name": 0, "bits": [ 404 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.95-58.99" } }, "CO17": { "hide_name": 0, "bits": [ 405 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.101-58.105" } }, "CO18": { "hide_name": 0, "bits": [ 406 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.107-58.111" } }, "CO19": { "hide_name": 0, "bits": [ 407 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.113-58.117" } }, "CO2": { "hide_name": 0, "bits": [ 390 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.19-58.22" } }, "CO20": { "hide_name": 0, "bits": [ 408 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.119-58.123" } }, "CO21": { "hide_name": 0, "bits": [ 409 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.125-58.129" } }, "CO22": { "hide_name": 0, "bits": [ 410 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.131-58.135" } }, "CO23": { "hide_name": 0, "bits": [ 411 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.137-58.141" } }, "CO24": { "hide_name": 0, "bits": [ 412 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.143-58.147" } }, "CO25": { "hide_name": 0, "bits": [ 413 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.149-58.153" } }, "CO26": { "hide_name": 0, "bits": [ 414 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.155-58.159" } }, "CO27": { "hide_name": 0, "bits": [ 415 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.161-58.165" } }, "CO28": { "hide_name": 0, "bits": [ 416 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.167-58.171" } }, "CO29": { "hide_name": 0, "bits": [ 417 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.173-58.177" } }, "CO3": { "hide_name": 0, "bits": [ 391 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.24-58.27" } }, "CO30": { "hide_name": 0, "bits": [ 418 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.179-58.183" } }, "CO31": { "hide_name": 0, "bits": [ 419 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.185-58.189" } }, "CO32": { "hide_name": 0, "bits": [ 420 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.191-58.195" } }, "CO33": { "hide_name": 0, "bits": [ 421 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.197-58.201" } }, "CO34": { "hide_name": 0, "bits": [ 422 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.203-58.207" } }, "CO35": { "hide_name": 0, "bits": [ 423 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.209-58.213" } }, "CO36": { "hide_name": 0, "bits": [ 424 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.215-58.219" } }, "CO37": { "hide_name": 0, "bits": [ 425 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.221-58.225" } }, "CO38": { "hide_name": 0, "bits": [ 426 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.227-58.231" } }, "CO39": { "hide_name": 0, "bits": [ 427 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.233-58.237" } }, "CO4": { "hide_name": 0, "bits": [ 392 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.29-58.32" } }, "CO40": { "hide_name": 0, "bits": [ 428 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.239-58.243" } }, "CO41": { "hide_name": 0, "bits": [ 429 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.245-58.249" } }, "CO42": { "hide_name": 0, "bits": [ 430 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.251-58.255" } }, "CO43": { "hide_name": 0, "bits": [ 431 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.257-58.261" } }, "CO44": { "hide_name": 0, "bits": [ 432 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.263-58.267" } }, "CO45": { "hide_name": 0, "bits": [ 433 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.269-58.273" } }, "CO46": { "hide_name": 0, "bits": [ 434 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.275-58.279" } }, "CO47": { "hide_name": 0, "bits": [ 435 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.281-58.285" } }, "CO48": { "hide_name": 0, "bits": [ 436 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.287-58.291" } }, "CO49": { "hide_name": 0, "bits": [ 437 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.293-58.297" } }, "CO5": { "hide_name": 0, "bits": [ 393 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.34-58.37" } }, "CO50": { "hide_name": 0, "bits": [ 438 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.299-58.303" } }, "CO51": { "hide_name": 0, "bits": [ 439 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.305-58.309" } }, "CO52": { "hide_name": 0, "bits": [ 440 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.311-58.315" } }, "CO53": { "hide_name": 0, "bits": [ 441 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.317-58.321" } }, "CO6": { "hide_name": 0, "bits": [ 394 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.39-58.42" } }, "CO7": { "hide_name": 0, "bits": [ 395 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.44-58.47" } }, "CO8": { "hide_name": 0, "bits": [ 396 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.49-58.52" } }, "CO9": { "hide_name": 0, "bits": [ 397 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:58.54-58.57" } }, "EQOM": { "hide_name": 0, "bits": [ 444 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.20-59.24" } }, "EQPAT": { "hide_name": 0, "bits": [ 445 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.26-59.31" } }, "EQPATB": { "hide_name": 0, "bits": [ 446 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.33-59.39" } }, "EQZ": { "hide_name": 0, "bits": [ 442 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.9-59.12" } }, "EQZM": { "hide_name": 0, "bits": [ 443 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:59.14-59.18" } }, "MA0": { "hide_name": 0, "bits": [ 197 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.8-53.11" } }, "MA1": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.13-53.16" } }, "MA10": { "hide_name": 0, "bits": [ 207 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.58-53.62" } }, "MA11": { "hide_name": 0, "bits": [ 208 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.64-53.68" } }, "MA12": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.70-53.74" } }, "MA13": { "hide_name": 0, "bits": [ 210 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.76-53.80" } }, "MA14": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.82-53.86" } }, "MA15": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.88-53.92" } }, "MA16": { "hide_name": 0, "bits": [ 213 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.94-53.98" } }, "MA17": { "hide_name": 0, "bits": [ 214 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.100-53.104" } }, "MA18": { "hide_name": 0, "bits": [ 215 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.106-53.110" } }, "MA19": { "hide_name": 0, "bits": [ 216 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.112-53.116" } }, "MA2": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.18-53.21" } }, "MA20": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.118-53.122" } }, "MA21": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.124-53.128" } }, "MA22": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.130-53.134" } }, "MA23": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.136-53.140" } }, "MA24": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.142-53.146" } }, "MA25": { "hide_name": 0, "bits": [ 222 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.148-53.152" } }, "MA26": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.154-53.158" } }, "MA27": { "hide_name": 0, "bits": [ 224 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.160-53.164" } }, "MA28": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.166-53.170" } }, "MA29": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.172-53.176" } }, "MA3": { "hide_name": 0, "bits": [ 200 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.23-53.26" } }, "MA30": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.178-53.182" } }, "MA31": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.184-53.188" } }, "MA32": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.190-53.194" } }, "MA33": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.196-53.200" } }, "MA34": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.202-53.206" } }, "MA35": { "hide_name": 0, "bits": [ 232 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.208-53.212" } }, "MA4": { "hide_name": 0, "bits": [ 201 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.28-53.31" } }, "MA5": { "hide_name": 0, "bits": [ 202 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.33-53.36" } }, "MA6": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.38-53.41" } }, "MA7": { "hide_name": 0, "bits": [ 204 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.43-53.46" } }, "MA8": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.48-53.51" } }, "MA9": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:53.53-53.56" } }, "MB0": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.8-54.11" } }, "MB1": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.13-54.16" } }, "MB10": { "hide_name": 0, "bits": [ 243 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.58-54.62" } }, "MB11": { "hide_name": 0, "bits": [ 244 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.64-54.68" } }, "MB12": { "hide_name": 0, "bits": [ 245 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.70-54.74" } }, "MB13": { "hide_name": 0, "bits": [ 246 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.76-54.80" } }, "MB14": { "hide_name": 0, "bits": [ 247 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.82-54.86" } }, "MB15": { "hide_name": 0, "bits": [ 248 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.88-54.92" } }, "MB16": { "hide_name": 0, "bits": [ 249 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.94-54.98" } }, "MB17": { "hide_name": 0, "bits": [ 250 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.100-54.104" } }, "MB18": { "hide_name": 0, "bits": [ 251 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.106-54.110" } }, "MB19": { "hide_name": 0, "bits": [ 252 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.112-54.116" } }, "MB2": { "hide_name": 0, "bits": [ 235 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.18-54.21" } }, "MB20": { "hide_name": 0, "bits": [ 253 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.118-54.122" } }, "MB21": { "hide_name": 0, "bits": [ 254 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.124-54.128" } }, "MB22": { "hide_name": 0, "bits": [ 255 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.130-54.134" } }, "MB23": { "hide_name": 0, "bits": [ 256 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.136-54.140" } }, "MB24": { "hide_name": 0, "bits": [ 257 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.142-54.146" } }, "MB25": { "hide_name": 0, "bits": [ 258 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.148-54.152" } }, "MB26": { "hide_name": 0, "bits": [ 259 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.154-54.158" } }, "MB27": { "hide_name": 0, "bits": [ 260 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.160-54.164" } }, "MB28": { "hide_name": 0, "bits": [ 261 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.166-54.170" } }, "MB29": { "hide_name": 0, "bits": [ 262 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.172-54.176" } }, "MB3": { "hide_name": 0, "bits": [ 236 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.23-54.26" } }, "MB30": { "hide_name": 0, "bits": [ 263 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.178-54.182" } }, "MB31": { "hide_name": 0, "bits": [ 264 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.184-54.188" } }, "MB32": { "hide_name": 0, "bits": [ 265 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.190-54.194" } }, "MB33": { "hide_name": 0, "bits": [ 266 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.196-54.200" } }, "MB34": { "hide_name": 0, "bits": [ 267 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.202-54.206" } }, "MB35": { "hide_name": 0, "bits": [ 268 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.208-54.212" } }, "MB4": { "hide_name": 0, "bits": [ 237 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.28-54.31" } }, "MB5": { "hide_name": 0, "bits": [ 238 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.33-54.36" } }, "MB6": { "hide_name": 0, "bits": [ 239 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.38-54.41" } }, "MB7": { "hide_name": 0, "bits": [ 240 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.43-54.46" } }, "MB8": { "hide_name": 0, "bits": [ 241 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.48-54.51" } }, "MB9": { "hide_name": 0, "bits": [ 242 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:54.53-54.56" } }, "OP0": { "hide_name": 0, "bits": [ 323 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.8-56.11" } }, "OP1": { "hide_name": 0, "bits": [ 324 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.13-56.16" } }, "OP10": { "hide_name": 0, "bits": [ 333 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.58-56.62" } }, "OP2": { "hide_name": 0, "bits": [ 325 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.18-56.21" } }, "OP3": { "hide_name": 0, "bits": [ 326 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.23-56.26" } }, "OP4": { "hide_name": 0, "bits": [ 327 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.28-56.31" } }, "OP5": { "hide_name": 0, "bits": [ 328 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.33-56.36" } }, "OP6": { "hide_name": 0, "bits": [ 329 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.38-56.41" } }, "OP7": { "hide_name": 0, "bits": [ 330 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.43-56.46" } }, "OP8": { "hide_name": 0, "bits": [ 331 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.48-56.51" } }, "OP9": { "hide_name": 0, "bits": [ 332 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:56.53-56.56" } }, "OVER": { "hide_name": 0, "bits": [ 447 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.9-60.13" } }, "OVERUNDER": { "hide_name": 0, "bits": [ 449 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.22-60.31" } }, "R0": { "hide_name": 0, "bits": [ 334 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.9-57.11" } }, "R1": { "hide_name": 0, "bits": [ 335 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.13-57.15" } }, "R10": { "hide_name": 0, "bits": [ 344 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.49-57.52" } }, "R11": { "hide_name": 0, "bits": [ 345 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.54-57.57" } }, "R12": { "hide_name": 0, "bits": [ 346 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.59-57.62" } }, "R13": { "hide_name": 0, "bits": [ 347 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.64-57.67" } }, "R14": { "hide_name": 0, "bits": [ 348 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.69-57.72" } }, "R15": { "hide_name": 0, "bits": [ 349 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.74-57.77" } }, "R16": { "hide_name": 0, "bits": [ 350 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.79-57.82" } }, "R17": { "hide_name": 0, "bits": [ 351 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.84-57.87" } }, "R18": { "hide_name": 0, "bits": [ 352 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.89-57.92" } }, "R19": { "hide_name": 0, "bits": [ 353 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.94-57.97" } }, "R2": { "hide_name": 0, "bits": [ 336 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.17-57.19" } }, "R20": { "hide_name": 0, "bits": [ 354 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.99-57.102" } }, "R21": { "hide_name": 0, "bits": [ 355 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.104-57.107" } }, "R22": { "hide_name": 0, "bits": [ 356 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.109-57.112" } }, "R23": { "hide_name": 0, "bits": [ 357 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.114-57.117" } }, "R24": { "hide_name": 0, "bits": [ 358 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.119-57.122" } }, "R25": { "hide_name": 0, "bits": [ 359 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.124-57.127" } }, "R26": { "hide_name": 0, "bits": [ 360 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.129-57.132" } }, "R27": { "hide_name": 0, "bits": [ 361 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.134-57.137" } }, "R28": { "hide_name": 0, "bits": [ 362 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.139-57.142" } }, "R29": { "hide_name": 0, "bits": [ 363 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.144-57.147" } }, "R3": { "hide_name": 0, "bits": [ 337 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.21-57.23" } }, "R30": { "hide_name": 0, "bits": [ 364 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.149-57.152" } }, "R31": { "hide_name": 0, "bits": [ 365 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.154-57.157" } }, "R32": { "hide_name": 0, "bits": [ 366 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.159-57.162" } }, "R33": { "hide_name": 0, "bits": [ 367 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.164-57.167" } }, "R34": { "hide_name": 0, "bits": [ 368 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.169-57.172" } }, "R35": { "hide_name": 0, "bits": [ 369 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.174-57.177" } }, "R36": { "hide_name": 0, "bits": [ 370 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.179-57.182" } }, "R37": { "hide_name": 0, "bits": [ 371 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.184-57.187" } }, "R38": { "hide_name": 0, "bits": [ 372 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.189-57.192" } }, "R39": { "hide_name": 0, "bits": [ 373 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.194-57.197" } }, "R4": { "hide_name": 0, "bits": [ 338 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.25-57.27" } }, "R40": { "hide_name": 0, "bits": [ 374 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.199-57.202" } }, "R41": { "hide_name": 0, "bits": [ 375 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.204-57.207" } }, "R42": { "hide_name": 0, "bits": [ 376 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.209-57.212" } }, "R43": { "hide_name": 0, "bits": [ 377 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.214-57.217" } }, "R44": { "hide_name": 0, "bits": [ 378 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.219-57.222" } }, "R45": { "hide_name": 0, "bits": [ 379 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.224-57.227" } }, "R46": { "hide_name": 0, "bits": [ 380 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.229-57.232" } }, "R47": { "hide_name": 0, "bits": [ 381 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.234-57.237" } }, "R48": { "hide_name": 0, "bits": [ 382 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.239-57.242" } }, "R49": { "hide_name": 0, "bits": [ 383 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.244-57.247" } }, "R5": { "hide_name": 0, "bits": [ 339 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.29-57.31" } }, "R50": { "hide_name": 0, "bits": [ 384 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.249-57.252" } }, "R51": { "hide_name": 0, "bits": [ 385 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.254-57.257" } }, "R52": { "hide_name": 0, "bits": [ 386 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.259-57.262" } }, "R53": { "hide_name": 0, "bits": [ 387 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.264-57.267" } }, "R6": { "hide_name": 0, "bits": [ 340 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.33-57.35" } }, "R7": { "hide_name": 0, "bits": [ 341 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.37-57.39" } }, "R8": { "hide_name": 0, "bits": [ 342 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.41-57.43" } }, "R9": { "hide_name": 0, "bits": [ 343 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:57.45-57.47" } }, "RST0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:47.8-47.12" } }, "RST1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:47.14-47.18" } }, "RST2": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:47.20-47.24" } }, "RST3": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:47.26-47.30" } }, "SIGNEDCIN": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:48.28-48.37" } }, "SIGNEDIA": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:48.8-48.16" } }, "SIGNEDIB": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:48.18-48.26" } }, "SIGNEDR": { "hide_name": 0, "bits": [ 450 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:61.9-61.16" } }, "UNDER": { "hide_name": 0, "bits": [ 448 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:60.15-60.20" } } } }, "BB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.1-10.154" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] }, "B": { "direction": "inout", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.43-10.44" } }, "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.20-10.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.34-10.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:10.23-10.24" } } } }, "BBPD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.1-12.154" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] }, "B": { "direction": "inout", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.43-12.44" } }, "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.20-12.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.34-12.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:12.23-12.24" } } } }, "BBPU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.1-11.154" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] }, "B": { "direction": "inout", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.43-11.44" } }, "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.20-11.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.34-11.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:11.23-11.24" } } } }, "CCU2C": { "attributes": { "abc9_box": "00000000000000000000000000000001", "whitebox": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:76.1-134.10" }, "parameter_default_values": { "INIT0": "0000000000000000", "INIT1": "0000000000000000", "INJECT1_0": "YES", "INJECT1_1": "YES" }, "ports": { "CIN": { "direction": "input", "bits": [ 2 ] }, "A0": { "direction": "input", "bits": [ 3 ] }, "B0": { "direction": "input", "bits": [ 4 ] }, "C0": { "direction": "input", "bits": [ 5 ] }, "D0": { "direction": "input", "bits": [ 6 ] }, "A1": { "direction": "input", "bits": [ 7 ] }, "B1": { "direction": "input", "bits": [ 8 ] }, "C1": { "direction": "input", "bits": [ 9 ] }, "D1": { "direction": "input", "bits": [ 10 ] }, "S0": { "direction": "output", "bits": [ 11 ] }, "S1": { "direction": "output", "bits": [ 12 ] }, "COUT": { "direction": "output", "bits": [ 13 ] } }, "cells": { "$and$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107$961": { "hide_name": 1, "type": "$and", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "B_SIGNED": "00000000000000000000000000000000", "B_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107" }, "port_directions": { "A": "input", "B": "input", "Y": "output" }, "connections": { "A": [ 14 ], "B": [ "0" ], "Y": [ 15 ] } }, "$and$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107$962": { "hide_name": 1, "type": "$and", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "B_SIGNED": "00000000000000000000000000000000", "B_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107" }, "port_directions": { "A": "input", "B": "input", "Y": "output" }, "connections": { "A": [ 16 ], "B": [ 17 ], "Y": [ 18 ] } }, "$and$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97$956": { "hide_name": 1, "type": "$and", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "B_SIGNED": "00000000000000000000000000000000", "B_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97" }, "port_directions": { "A": "input", "B": "input", "Y": "output" }, "connections": { "A": [ 19 ], "B": [ "0" ], "Y": [ 20 ] } }, "$and$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97$957": { "hide_name": 1, "type": "$and", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "B_SIGNED": "00000000000000000000000000000000", "B_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97" }, "port_directions": { "A": "input", "B": "input", "Y": "output" }, "connections": { "A": [ 21 ], "B": [ 2 ], "Y": [ 22 ] } }, "$not$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107$960": { "hide_name": 1, "type": "$not", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107" }, "port_directions": { "A": "input", "Y": "output" }, "connections": { "A": [ 16 ], "Y": [ 14 ] } }, "$not$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97$955": { "hide_name": 1, "type": "$not", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97" }, "port_directions": { "A": "input", "Y": "output" }, "connections": { "A": [ 21 ], "Y": [ 19 ] } }, "$or$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107$963": { "hide_name": 1, "type": "$or", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "B_SIGNED": "00000000000000000000000000000000", "B_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107" }, "port_directions": { "A": "input", "B": "input", "Y": "output" }, "connections": { "A": [ 15 ], "B": [ 18 ], "Y": [ 13 ] } }, "$or$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97$958": { "hide_name": 1, "type": "$or", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "B_SIGNED": "00000000000000000000000000000000", "B_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97" }, "port_directions": { "A": "input", "B": "input", "Y": "output" }, "connections": { "A": [ 20 ], "B": [ 22 ], "Y": [ 17 ] } }, "$specify$923": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101111011", "T_FALL_MIN": "00000000000000000000000101111011", "T_FALL_TYP": "00000000000000000000000101111011", "T_RISE_MAX": "00000000000000000000000101111011", "T_RISE_MIN": "00000000000000000000000101111011", "T_RISE_TYP": "00000000000000000000000101111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 11 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$924": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101111011", "T_FALL_MIN": "00000000000000000000000101111011", "T_FALL_TYP": "00000000000000000000000101111011", "T_RISE_MAX": "00000000000000000000000101111011", "T_RISE_MIN": "00000000000000000000000101111011", "T_RISE_TYP": "00000000000000000000000101111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 11 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$925": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100010011", "T_FALL_MIN": "00000000000000000000000100010011", "T_FALL_TYP": "00000000000000000000000100010011", "T_RISE_MAX": "00000000000000000000000100010011", "T_RISE_MIN": "00000000000000000000000100010011", "T_RISE_TYP": "00000000000000000000000100010011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 11 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$926": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010001101", "T_FALL_MIN": "00000000000000000000000010001101", "T_FALL_TYP": "00000000000000000000000010001101", "T_RISE_MAX": "00000000000000000000000010001101", "T_RISE_MIN": "00000000000000000000000010001101", "T_RISE_TYP": "00000000000000000000000010001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 11 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$927": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100000001", "T_FALL_MIN": "00000000000000000000000100000001", "T_FALL_TYP": "00000000000000000000000100000001", "T_RISE_MAX": "00000000000000000000000100000001", "T_RISE_MIN": "00000000000000000000000100000001", "T_RISE_TYP": "00000000000000000000000100000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 11 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$928": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001001110110", "T_FALL_MIN": "00000000000000000000001001110110", "T_FALL_TYP": "00000000000000000000001001110110", "T_RISE_MAX": "00000000000000000000001001110110", "T_RISE_MIN": "00000000000000000000001001110110", "T_RISE_TYP": "00000000000000000000001001110110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 12 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$929": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001001110110", "T_FALL_MIN": "00000000000000000000001001110110", "T_FALL_TYP": "00000000000000000000001001110110", "T_RISE_MAX": "00000000000000000000001001110110", "T_RISE_MIN": "00000000000000000000001001110110", "T_RISE_TYP": "00000000000000000000001001110110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 12 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$930": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000001110", "T_FALL_MIN": "00000000000000000000001000001110", "T_FALL_TYP": "00000000000000000000001000001110", "T_RISE_MAX": "00000000000000000000001000001110", "T_RISE_MIN": "00000000000000000000001000001110", "T_RISE_TYP": "00000000000000000000001000001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 12 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$931": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000110001000", "T_FALL_MIN": "00000000000000000000000110001000", "T_FALL_TYP": "00000000000000000000000110001000", "T_RISE_MAX": "00000000000000000000000110001000", "T_RISE_MIN": "00000000000000000000000110001000", "T_RISE_TYP": "00000000000000000000000110001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 12 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$932": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101111011", "T_FALL_MIN": "00000000000000000000000101111011", "T_FALL_TYP": "00000000000000000000000101111011", "T_RISE_MAX": "00000000000000000000000101111011", "T_RISE_MIN": "00000000000000000000000101111011", "T_RISE_TYP": "00000000000000000000000101111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 12 ], "EN": [ "1" ], "SRC": [ 7 ] } }, "$specify$933": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101111011", "T_FALL_MIN": "00000000000000000000000101111011", "T_FALL_TYP": "00000000000000000000000101111011", "T_RISE_MAX": "00000000000000000000000101111011", "T_RISE_MIN": "00000000000000000000000101111011", "T_RISE_TYP": "00000000000000000000000101111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 12 ], "EN": [ "1" ], "SRC": [ 8 ] } }, "$specify$934": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100010011", "T_FALL_MIN": "00000000000000000000000100010011", "T_FALL_TYP": "00000000000000000000000100010011", "T_RISE_MAX": "00000000000000000000000100010011", "T_RISE_MIN": "00000000000000000000000100010011", "T_RISE_TYP": "00000000000000000000000100010011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 12 ], "EN": [ "1" ], "SRC": [ 9 ] } }, "$specify$935": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010001101", "T_FALL_MIN": "00000000000000000000000010001101", "T_FALL_TYP": "00000000000000000000000010001101", "T_RISE_MAX": "00000000000000000000000010001101", "T_RISE_MIN": "00000000000000000000000010001101", "T_RISE_TYP": "00000000000000000000000010001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 12 ], "EN": [ "1" ], "SRC": [ 10 ] } }, "$specify$936": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100010001", "T_FALL_MIN": "00000000000000000000000100010001", "T_FALL_TYP": "00000000000000000000000100010001", "T_RISE_MAX": "00000000000000000000000100010001", "T_RISE_MIN": "00000000000000000000000100010001", "T_RISE_TYP": "00000000000000000000000100010001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 12 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$937": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000000100", "T_FALL_MIN": "00000000000000000000001000000100", "T_FALL_TYP": "00000000000000000000001000000100", "T_RISE_MAX": "00000000000000000000001000000100", "T_RISE_MIN": "00000000000000000000001000000100", "T_RISE_TYP": "00000000000000000000001000000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 13 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$938": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000000100", "T_FALL_MIN": "00000000000000000000001000000100", "T_FALL_TYP": "00000000000000000000001000000100", "T_RISE_MAX": "00000000000000000000001000000100", "T_RISE_MIN": "00000000000000000000001000000100", "T_RISE_TYP": "00000000000000000000001000000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 13 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$939": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000110011100", "T_FALL_MIN": "00000000000000000000000110011100", "T_FALL_TYP": "00000000000000000000000110011100", "T_RISE_MAX": "00000000000000000000000110011100", "T_RISE_MIN": "00000000000000000000000110011100", "T_RISE_TYP": "00000000000000000000000110011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 13 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$specify$940": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100010110", "T_FALL_MIN": "00000000000000000000000100010110", "T_FALL_TYP": "00000000000000000000000100010110", "T_RISE_MAX": "00000000000000000000000100010110", "T_RISE_MIN": "00000000000000000000000100010110", "T_RISE_TYP": "00000000000000000000000100010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 13 ], "EN": [ "1" ], "SRC": [ 6 ] } }, "$specify$941": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000000100", "T_FALL_MIN": "00000000000000000000001000000100", "T_FALL_TYP": "00000000000000000000001000000100", "T_RISE_MAX": "00000000000000000000001000000100", "T_RISE_MIN": "00000000000000000000001000000100", "T_RISE_TYP": "00000000000000000000001000000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 13 ], "EN": [ "1" ], "SRC": [ 7 ] } }, "$specify$942": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000001000000100", "T_FALL_MIN": "00000000000000000000001000000100", "T_FALL_TYP": "00000000000000000000001000000100", "T_RISE_MAX": "00000000000000000000001000000100", "T_RISE_MIN": "00000000000000000000001000000100", "T_RISE_TYP": "00000000000000000000001000000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 13 ], "EN": [ "1" ], "SRC": [ 8 ] } }, "$specify$943": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000110011100", "T_FALL_MIN": "00000000000000000000000110011100", "T_FALL_TYP": "00000000000000000000000110011100", "T_RISE_MAX": "00000000000000000000000110011100", "T_RISE_MIN": "00000000000000000000000110011100", "T_RISE_TYP": "00000000000000000000000110011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 13 ], "EN": [ "1" ], "SRC": [ 9 ] } }, "$specify$944": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100010110", "T_FALL_MIN": "00000000000000000000000100010110", "T_FALL_TYP": "00000000000000000000000100010110", "T_RISE_MAX": "00000000000000000000000100010110", "T_RISE_MIN": "00000000000000000000000100010110", "T_RISE_TYP": "00000000000000000000000100010110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 13 ], "EN": [ "1" ], "SRC": [ 10 ] } }, "$specify$945": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000000101011", "T_FALL_MIN": "00000000000000000000000000101011", "T_FALL_TYP": "00000000000000000000000000101011", "T_RISE_MAX": "00000000000000000000000000101011", "T_RISE_MIN": "00000000000000000000000000101011", "T_RISE_TYP": "00000000000000000000000000101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 13 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$xor$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:104$959": { "hide_name": 1, "type": "$xor", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "B_SIGNED": "00000000000000000000000000000000", "B_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:104" }, "port_directions": { "A": "input", "B": "input", "Y": "output" }, "connections": { "A": [ 16 ], "B": [ "0" ], "Y": [ 12 ] } }, "$xor$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:94$954": { "hide_name": 1, "type": "$xor", "parameters": { "A_SIGNED": "00000000000000000000000000000000", "A_WIDTH": "00000000000000000000000000000001", "B_SIGNED": "00000000000000000000000000000000", "B_WIDTH": "00000000000000000000000000000001", "Y_WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:94" }, "port_directions": { "A": "input", "B": "input", "Y": "output" }, "connections": { "A": [ 21 ], "B": [ "0" ], "Y": [ 11 ] } }, "lut2_0": { "hide_name": 0, "type": "LUT2", "parameters": { "INIT": "0000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:92.28-92.62" }, "port_directions": { "A": "input", "B": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 4 ], "Z": [ 23 ] } }, "lut2_1": { "hide_name": 0, "type": "LUT2", "parameters": { "INIT": "0000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:102.28-102.62" }, "port_directions": { "A": "input", "B": "input", "Z": "output" }, "connections": { "A": [ 7 ], "B": [ 8 ], "Z": [ 24 ] } }, "lut4_0": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:91.23-91.73" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3 ], "B": [ 4 ], "C": [ 5 ], "D": [ 6 ], "Z": [ 21 ] } }, "lut4_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:101.23-101.73" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 7 ], "B": [ 8 ], "C": [ 9 ], "D": [ 10 ], "Z": [ 16 ] } } }, "netnames": { "$and$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107$961_Y": { "hide_name": 1, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107" } }, "$and$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107$962_Y": { "hide_name": 1, "bits": [ 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107" } }, "$and$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97$956_Y": { "hide_name": 1, "bits": [ 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97" } }, "$and$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97$957_Y": { "hide_name": 1, "bits": [ 22 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97" } }, "$not$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107$960_Y": { "hide_name": 1, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107" } }, "$not$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97$955_Y": { "hide_name": 1, "bits": [ 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97" } }, "$or$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107$963_Y": { "hide_name": 1, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:107" } }, "$or$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97$958_Y": { "hide_name": 1, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97" } }, "$xor$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:104$959_Y": { "hide_name": 1, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:104" } }, "$xor$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:94$954_Y": { "hide_name": 1, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:94" } }, "A0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.9-79.11" } }, "A1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.25-79.27" } }, "B0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.13-79.15" } }, "B1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.29-79.31" } }, "C0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.17-79.19" } }, "C1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.33-79.35" } }, "CIN": { "hide_name": 0, "bits": [ 2 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:78.9-78.12" } }, "COUT": { "hide_name": 0, "bits": [ 13 ], "attributes": { "abc9_carry": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13" } }, "D0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.21-79.23" } }, "D1": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:79.37-79.39" } }, "LUT2_0": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:90.15-90.21" } }, "LUT2_1": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:100.15-100.21" } }, "LUT4_0": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:90.7-90.13" } }, "LUT4_1": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:100.7-100.13" } }, "S0": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:80.9-80.11" } }, "S1": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:80.13-80.15" } }, "cout_0": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:97.7-97.13" } }, "gated_cin_0": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:93.7-93.18" } }, "gated_cin_1": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:103.7-103.18" } }, "gated_lut2_0": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:96.7-96.19" } }, "gated_lut2_1": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:106.7-106.19" } } } }, "CLKDIVF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:321.1-327.10" }, "parameter_default_values": { "DIV": "2.0", "GSR": "DISABLED" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "ALIGNWD": { "direction": "input", "bits": [ 4 ] }, "CDIVX": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "ALIGNWD": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:322.19-322.26" } }, "CDIVX": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:323.9-323.14" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:322.8-322.12" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:322.14-322.17" } } } }, "DCCA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:344.1-348.10" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "CE": { "direction": "input", "bits": [ 3 ] }, "CLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:345.14-345.16" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:345.8-345.12" } }, "CLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:346.9-346.13" } } } }, "DCUA": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:351.1-655.10" }, "parameter_default_values": { "CH0_AUTO_CALIB_EN": "0b0", "CH0_AUTO_FACQ_EN": "0b0", "CH0_BAND_THRESHOLD": "0b000000", "CH0_CALIB_CK_MODE": "0b0", "CH0_CC_MATCH_1": "0b0000000000", "CH0_CC_MATCH_2": "0b0000000000", "CH0_CC_MATCH_3": "0b0000000000", "CH0_CC_MATCH_4": "0b0000000000", "CH0_CDR_CNT4SEL": "0b00", "CH0_CDR_CNT8SEL": "0b00", "CH0_CDR_MAX_RATE": "2.5", "CH0_CTC_BYPASS": "0b0", "CH0_DCOATDCFG": "0b00", "CH0_DCOATDDLY": "0b00", "CH0_DCOBYPSATD": "0b0", "CH0_DCOCALDIV": "0b000", "CH0_DCOCTLGI": "0b000", "CH0_DCODISBDAVOID": "0b0", "CH0_DCOFLTDAC": "0b00", "CH0_DCOFTNRG": "0b000", "CH0_DCOIOSTUNE": "0b000", "CH0_DCOITUNE": "0b00", "CH0_DCOITUNE4LSB": "0b000", "CH0_DCOIUPDNX2": "0b0", "CH0_DCONUOFLSB": "0b000", "CH0_DCOSCALEI": "0b00", "CH0_DCOSTARTVAL": "0b000", "CH0_DCOSTEP": "0b00", "CH0_DEC_BYPASS": "0b0", "CH0_ENABLE_CG_ALIGN": "0b0", "CH0_ENC_BYPASS": "0b0", "CH0_FF_RX_F_CLK_DIS": "0b0", "CH0_FF_RX_H_CLK_EN": "0b0", "CH0_FF_TX_F_CLK_DIS": "0b0", "CH0_FF_TX_H_CLK_EN": "0b0", "CH0_GE_AN_ENABLE": "0b0", "CH0_INVERT_RX": "0b0", "CH0_INVERT_TX": "0b0", "CH0_LDR_CORE2TX_SEL": "0b0", "CH0_LDR_RX2CORE_SEL": "0b0", "CH0_LEQ_OFFSET_SEL": "0b0", "CH0_LEQ_OFFSET_TRIM": "0b000", "CH0_LSM_DISABLE": "0b0", "CH0_MATCH_2_ENABLE": "0b0", "CH0_MATCH_4_ENABLE": "0b0", "CH0_MIN_IPG_CNT": "0b00", "CH0_PCIE_EI_EN": "0b0", "CH0_PCIE_MODE": "0b0", "CH0_PCS_DET_TIME_SEL": "0b00", "CH0_PDEN_SEL": "0b0", "CH0_PRBS_ENABLE": "0b0", "CH0_PRBS_LOCK": "0b0", "CH0_PRBS_SELECTION": "0b0", "CH0_PROTOCOL": "8B10B", "CH0_RATE_MODE_RX": "0b0", "CH0_RATE_MODE_TX": "0b0", "CH0_RCV_DCC_EN": "0b0", "CH0_REG_BAND_OFFSET": "0b0000", "CH0_REG_BAND_SEL": "0b000000", "CH0_REG_IDAC_EN": "0b0", "CH0_REG_IDAC_SEL": "0b0000000000", "CH0_REQ_EN": "0b0", "CH0_REQ_LVL_SET": "0b00", "CH0_RIO_MODE": "0b0", "CH0_RLOS_SEL": "0b0", "CH0_RPWDNB": "0b0", "CH0_RTERM_RX": "0b00000", "CH0_RTERM_TX": "0b00000", "CH0_RXIN_CM": "0b00", "CH0_RXTERM_CM": "0b00", "CH0_RX_DCO_CK_DIV": "0b000", "CH0_RX_DIV11_SEL": "0b0", "CH0_RX_GEAR_BYPASS": "0b0", "CH0_RX_GEAR_MODE": "0b0", "CH0_RX_LOS_CEQ": "0b00", "CH0_RX_LOS_EN": "0b0", "CH0_RX_LOS_HYST_EN": "0b0", "CH0_RX_LOS_LVL": "0b000", "CH0_RX_RATE_SEL": "0b0000", "CH0_RX_SB_BYPASS": "0b0", "CH0_SB_BYPASS": "0b0", "CH0_SEL_SD_RX_CLK": "0b0", "CH0_TDRV_DAT_SEL": "0b00", "CH0_TDRV_POST_EN": "0b0", "CH0_TDRV_PRE_EN": "0b0", "CH0_TDRV_SLICE0_CUR": "0b000", "CH0_TDRV_SLICE0_SEL": "0b00", "CH0_TDRV_SLICE1_CUR": "0b000", "CH0_TDRV_SLICE1_SEL": "0b00", "CH0_TDRV_SLICE2_CUR": "0b00", "CH0_TDRV_SLICE2_SEL": "0b00", "CH0_TDRV_SLICE3_CUR": "0b00", "CH0_TDRV_SLICE3_SEL": "0b00", "CH0_TDRV_SLICE4_CUR": "0b00", "CH0_TDRV_SLICE4_SEL": "0b00", "CH0_TDRV_SLICE5_CUR": "0b00", "CH0_TDRV_SLICE5_SEL": "0b00", "CH0_TPWDNB": "0b0", "CH0_TXAMPLITUDE": "0d1300", "CH0_TX_CM_SEL": "0b00", "CH0_TX_DIV11_SEL": "0b0", "CH0_TX_GEAR_BYPASS": "0b0", "CH0_TX_GEAR_MODE": "0b0", "CH0_TX_POST_SIGN": "0b0", "CH0_TX_PRE_SIGN": "0b0", "CH0_UC_MODE": "0b0", "CH0_UDF_COMMA_A": "0b0000000000", "CH0_UDF_COMMA_B": "0b0000000000", "CH0_UDF_COMMA_MASK": "0b0000000000", "CH0_WA_BYPASS": "0b0", "CH0_WA_MODE": "0b0", "CH1_AUTO_CALIB_EN": "0b0", "CH1_AUTO_FACQ_EN": "0b0", "CH1_BAND_THRESHOLD": "0b000000", "CH1_CALIB_CK_MODE": "0b0", "CH1_CC_MATCH_1": "0b0000000000", "CH1_CC_MATCH_2": "0b0000000000", "CH1_CC_MATCH_3": "0b0000000000", "CH1_CC_MATCH_4": "0b0000000000", "CH1_CDR_CNT4SEL": "0b00", "CH1_CDR_CNT8SEL": "0b00", "CH1_CDR_MAX_RATE": "2.5", "CH1_CTC_BYPASS": "0b0", "CH1_DCOATDCFG": "0b00", "CH1_DCOATDDLY": "0b00", "CH1_DCOBYPSATD": "0b0", "CH1_DCOCALDIV": "0b000", "CH1_DCOCTLGI": "0b000", "CH1_DCODISBDAVOID": "0b0", "CH1_DCOFLTDAC": "0b00", "CH1_DCOFTNRG": "0b000", "CH1_DCOIOSTUNE": "0b000", "CH1_DCOITUNE": "0b00", "CH1_DCOITUNE4LSB": "0b000", "CH1_DCOIUPDNX2": "0b0", "CH1_DCONUOFLSB": "0b000", "CH1_DCOSCALEI": "0b00", "CH1_DCOSTARTVAL": "0b000", "CH1_DCOSTEP": "0b00", "CH1_DEC_BYPASS": "0b0", "CH1_ENABLE_CG_ALIGN": "0b0", "CH1_ENC_BYPASS": "0b0", "CH1_FF_RX_F_CLK_DIS": "0b0", "CH1_FF_RX_H_CLK_EN": "0b0", "CH1_FF_TX_F_CLK_DIS": "0b0", "CH1_FF_TX_H_CLK_EN": "0b0", "CH1_GE_AN_ENABLE": "0b0", "CH1_INVERT_RX": "0b0", "CH1_INVERT_TX": "0b0", "CH1_LDR_CORE2TX_SEL": "0b0", "CH1_LDR_RX2CORE_SEL": "0b0", "CH1_LEQ_OFFSET_SEL": "0b0", "CH1_LEQ_OFFSET_TRIM": "0b000", "CH1_LSM_DISABLE": "0b0", "CH1_MATCH_2_ENABLE": "0b0", "CH1_MATCH_4_ENABLE": "0b0", "CH1_MIN_IPG_CNT": "0b00", "CH1_PCIE_EI_EN": "0b0", "CH1_PCIE_MODE": "0b0", "CH1_PCS_DET_TIME_SEL": "0b00", "CH1_PDEN_SEL": "0b0", "CH1_PRBS_ENABLE": "0b0", "CH1_PRBS_LOCK": "0b0", "CH1_PRBS_SELECTION": "0b0", "CH1_PROTOCOL": "8B10B", "CH1_RATE_MODE_RX": "0b0", "CH1_RATE_MODE_TX": "0b0", "CH1_RCV_DCC_EN": "0b0", "CH1_REG_BAND_OFFSET": "0b0000", "CH1_REG_BAND_SEL": "0b000000", "CH1_REG_IDAC_EN": "0b0", "CH1_REG_IDAC_SEL": "0b0000000000", "CH1_REQ_EN": "0b0", "CH1_REQ_LVL_SET": "0b00", "CH1_RIO_MODE": "0b0", "CH1_RLOS_SEL": "0b0", "CH1_RPWDNB": "0b0", "CH1_RTERM_RX": "0b00000", "CH1_RTERM_TX": "0b00000", "CH1_RXIN_CM": "0b00", "CH1_RXTERM_CM": "0b00", "CH1_RX_DCO_CK_DIV": "0b000", "CH1_RX_DIV11_SEL": "0b0", "CH1_RX_GEAR_BYPASS": "0b0", "CH1_RX_GEAR_MODE": "0b0", "CH1_RX_LOS_CEQ": "0b00", "CH1_RX_LOS_EN": "0b0", "CH1_RX_LOS_HYST_EN": "0b0", "CH1_RX_LOS_LVL": "0b000", "CH1_RX_RATE_SEL": "0b0000", "CH1_RX_SB_BYPASS": "0b0", "CH1_SB_BYPASS": "0b0", "CH1_SEL_SD_RX_CLK": "0b0", "CH1_TDRV_DAT_SEL": "0b00", "CH1_TDRV_POST_EN": "0b0", "CH1_TDRV_PRE_EN": "0b0", "CH1_TDRV_SLICE0_CUR": "0b000", "CH1_TDRV_SLICE0_SEL": "0b00", "CH1_TDRV_SLICE1_CUR": "0b000", "CH1_TDRV_SLICE1_SEL": "0b00", "CH1_TDRV_SLICE2_CUR": "0b00", "CH1_TDRV_SLICE2_SEL": "0b00", "CH1_TDRV_SLICE3_CUR": "0b00", "CH1_TDRV_SLICE3_SEL": "0b00", "CH1_TDRV_SLICE4_CUR": "0b00", "CH1_TDRV_SLICE4_SEL": "0b00", "CH1_TDRV_SLICE5_CUR": "0b00", "CH1_TDRV_SLICE5_SEL": "0b00", "CH1_TPWDNB": "0b0", "CH1_TXAMPLITUDE": "0d1300", "CH1_TX_CM_SEL": "0b00", "CH1_TX_DIV11_SEL": "0b0", "CH1_TX_GEAR_BYPASS": "0b0", "CH1_TX_GEAR_MODE": "0b0", "CH1_TX_POST_SIGN": "0b0", "CH1_TX_PRE_SIGN": "0b0", "CH1_UC_MODE": "0b0", "CH1_UDF_COMMA_A": "0b0000000000", "CH1_UDF_COMMA_B": "0b0000000000", "CH1_UDF_COMMA_MASK": "0b0000000000", "CH1_WA_BYPASS": "0b0", "CH1_WA_MODE": "0b0", "D_BITCLK_FROM_ND_EN": "0b0", "D_BITCLK_LOCAL_EN": "0b0", "D_BITCLK_ND_EN": "0b0", "D_BUS8BIT_SEL": "0b0", "D_CDR_LOL_SET": "0b00", "D_CMUSETBIASI": "0b00", "D_CMUSETI4CPP": "0b0000", "D_CMUSETI4CPZ": "0b0000", "D_CMUSETI4VCO": "0b00", "D_CMUSETICP4P": "0b00", "D_CMUSETICP4Z": "0b000", "D_CMUSETINITVCT": "0b00", "D_CMUSETISCL4VCO": "0b000", "D_CMUSETP1GM": "0b000", "D_CMUSETP2AGM": "0b000", "D_CMUSETZGM": "0b000", "D_DCO_CALIB_TIME_SEL": "0b00", "D_HIGH_MARK": "0b0000", "D_IB_PWDNB": "0b0", "D_ISETLOS": "0b00000000", "D_LOW_MARK": "0b0000", "D_MACROPDB": "0b0", "D_PD_ISET": "0b00", "D_PLL_LOL_SET": "0b00", "D_REFCK_MODE": "0b000", "D_REQ_ISET": "0b000", "D_RG_EN": "0b0", "D_RG_SET": "0b00", "D_RX_MAX_RATE": "2.5", "D_SETICONST_AUX": "0b00", "D_SETICONST_CH": "0b00", "D_SETIRPOLY_AUX": "0b00", "D_SETIRPOLY_CH": "0b00", "D_SETPLLRC": "0b000000", "D_SYNC_LOCAL_EN": "0b0", "D_SYNC_ND_EN": "0b0", "D_TXPLL_PWDNB": "0b0", "D_TX_MAX_RATE": "2.5", "D_TX_VCO_CK_DIV": "0b000", "D_XGE_MODE": "0b0" }, "ports": { "CH0_HDINP": { "direction": "input", "bits": [ 2 ] }, "CH1_HDINP": { "direction": "input", "bits": [ 3 ] }, "CH0_HDINN": { "direction": "input", "bits": [ 4 ] }, "CH1_HDINN": { "direction": "input", "bits": [ 5 ] }, "D_TXBIT_CLKP_FROM_ND": { "direction": "input", "bits": [ 6 ] }, "D_TXBIT_CLKN_FROM_ND": { "direction": "input", "bits": [ 7 ] }, "D_SYNC_ND": { "direction": "input", "bits": [ 8 ] }, "D_TXPLL_LOL_FROM_ND": { "direction": "input", "bits": [ 9 ] }, "CH0_RX_REFCLK": { "direction": "input", "bits": [ 10 ] }, "CH1_RX_REFCLK": { "direction": "input", "bits": [ 11 ] }, "CH0_FF_RXI_CLK": { "direction": "input", "bits": [ 12 ] }, "CH1_FF_RXI_CLK": { "direction": "input", "bits": [ 13 ] }, "CH0_FF_TXI_CLK": { "direction": "input", "bits": [ 14 ] }, "CH1_FF_TXI_CLK": { "direction": "input", "bits": [ 15 ] }, "CH0_FF_EBRD_CLK": { "direction": "input", "bits": [ 16 ] }, "CH1_FF_EBRD_CLK": { "direction": "input", "bits": [ 17 ] }, "CH0_FF_TX_D_0": { "direction": "input", "bits": [ 18 ] }, "CH1_FF_TX_D_0": { "direction": "input", "bits": [ 19 ] }, "CH0_FF_TX_D_1": { "direction": "input", "bits": [ 20 ] }, "CH1_FF_TX_D_1": { "direction": "input", "bits": [ 21 ] }, "CH0_FF_TX_D_2": { "direction": "input", "bits": [ 22 ] }, "CH1_FF_TX_D_2": { "direction": "input", "bits": [ 23 ] }, "CH0_FF_TX_D_3": { "direction": "input", "bits": [ 24 ] }, "CH1_FF_TX_D_3": { "direction": "input", "bits": [ 25 ] }, "CH0_FF_TX_D_4": { "direction": "input", "bits": [ 26 ] }, "CH1_FF_TX_D_4": { "direction": "input", "bits": [ 27 ] }, "CH0_FF_TX_D_5": { "direction": "input", "bits": [ 28 ] }, "CH1_FF_TX_D_5": { "direction": "input", "bits": [ 29 ] }, "CH0_FF_TX_D_6": { "direction": "input", "bits": [ 30 ] }, "CH1_FF_TX_D_6": { "direction": "input", "bits": [ 31 ] }, "CH0_FF_TX_D_7": { "direction": "input", "bits": [ 32 ] }, "CH1_FF_TX_D_7": { "direction": "input", "bits": [ 33 ] }, "CH0_FF_TX_D_8": { "direction": "input", "bits": [ 34 ] }, "CH1_FF_TX_D_8": { "direction": "input", "bits": [ 35 ] }, "CH0_FF_TX_D_9": { "direction": "input", "bits": [ 36 ] }, "CH1_FF_TX_D_9": { "direction": "input", "bits": [ 37 ] }, "CH0_FF_TX_D_10": { "direction": "input", "bits": [ 38 ] }, "CH1_FF_TX_D_10": { "direction": "input", "bits": [ 39 ] }, "CH0_FF_TX_D_11": { "direction": "input", "bits": [ 40 ] }, "CH1_FF_TX_D_11": { "direction": "input", "bits": [ 41 ] }, "CH0_FF_TX_D_12": { "direction": "input", "bits": [ 42 ] }, "CH1_FF_TX_D_12": { "direction": "input", "bits": [ 43 ] }, "CH0_FF_TX_D_13": { "direction": "input", "bits": [ 44 ] }, "CH1_FF_TX_D_13": { "direction": "input", "bits": [ 45 ] }, "CH0_FF_TX_D_14": { "direction": "input", "bits": [ 46 ] }, "CH1_FF_TX_D_14": { "direction": "input", "bits": [ 47 ] }, "CH0_FF_TX_D_15": { "direction": "input", "bits": [ 48 ] }, "CH1_FF_TX_D_15": { "direction": "input", "bits": [ 49 ] }, "CH0_FF_TX_D_16": { "direction": "input", "bits": [ 50 ] }, "CH1_FF_TX_D_16": { "direction": "input", "bits": [ 51 ] }, "CH0_FF_TX_D_17": { "direction": "input", "bits": [ 52 ] }, "CH1_FF_TX_D_17": { "direction": "input", "bits": [ 53 ] }, "CH0_FF_TX_D_18": { "direction": "input", "bits": [ 54 ] }, "CH1_FF_TX_D_18": { "direction": "input", "bits": [ 55 ] }, "CH0_FF_TX_D_19": { "direction": "input", "bits": [ 56 ] }, "CH1_FF_TX_D_19": { "direction": "input", "bits": [ 57 ] }, "CH0_FF_TX_D_20": { "direction": "input", "bits": [ 58 ] }, "CH1_FF_TX_D_20": { "direction": "input", "bits": [ 59 ] }, "CH0_FF_TX_D_21": { "direction": "input", "bits": [ 60 ] }, "CH1_FF_TX_D_21": { "direction": "input", "bits": [ 61 ] }, "CH0_FF_TX_D_22": { "direction": "input", "bits": [ 62 ] }, "CH1_FF_TX_D_22": { "direction": "input", "bits": [ 63 ] }, "CH0_FF_TX_D_23": { "direction": "input", "bits": [ 64 ] }, "CH1_FF_TX_D_23": { "direction": "input", "bits": [ 65 ] }, "CH0_FFC_EI_EN": { "direction": "input", "bits": [ 66 ] }, "CH1_FFC_EI_EN": { "direction": "input", "bits": [ 67 ] }, "CH0_FFC_PCIE_DET_EN": { "direction": "input", "bits": [ 68 ] }, "CH1_FFC_PCIE_DET_EN": { "direction": "input", "bits": [ 69 ] }, "CH0_FFC_PCIE_CT": { "direction": "input", "bits": [ 70 ] }, "CH1_FFC_PCIE_CT": { "direction": "input", "bits": [ 71 ] }, "CH0_FFC_SB_INV_RX": { "direction": "input", "bits": [ 72 ] }, "CH1_FFC_SB_INV_RX": { "direction": "input", "bits": [ 73 ] }, "CH0_FFC_ENABLE_CGALIGN": { "direction": "input", "bits": [ 74 ] }, "CH1_FFC_ENABLE_CGALIGN": { "direction": "input", "bits": [ 75 ] }, "CH0_FFC_SIGNAL_DETECT": { "direction": "input", "bits": [ 76 ] }, "CH1_FFC_SIGNAL_DETECT": { "direction": "input", "bits": [ 77 ] }, "CH0_FFC_FB_LOOPBACK": { "direction": "input", "bits": [ 78 ] }, "CH1_FFC_FB_LOOPBACK": { "direction": "input", "bits": [ 79 ] }, "CH0_FFC_SB_PFIFO_LP": { "direction": "input", "bits": [ 80 ] }, "CH1_FFC_SB_PFIFO_LP": { "direction": "input", "bits": [ 81 ] }, "CH0_FFC_PFIFO_CLR": { "direction": "input", "bits": [ 82 ] }, "CH1_FFC_PFIFO_CLR": { "direction": "input", "bits": [ 83 ] }, "CH0_FFC_RATE_MODE_RX": { "direction": "input", "bits": [ 84 ] }, "CH1_FFC_RATE_MODE_RX": { "direction": "input", "bits": [ 85 ] }, "CH0_FFC_RATE_MODE_TX": { "direction": "input", "bits": [ 86 ] }, "CH1_FFC_RATE_MODE_TX": { "direction": "input", "bits": [ 87 ] }, "CH0_FFC_DIV11_MODE_RX": { "direction": "input", "bits": [ 88 ] }, "CH1_FFC_DIV11_MODE_RX": { "direction": "input", "bits": [ 89 ] }, "CH0_FFC_RX_GEAR_MODE": { "direction": "input", "bits": [ 90 ] }, "CH1_FFC_RX_GEAR_MODE": { "direction": "input", "bits": [ 91 ] }, "CH0_FFC_TX_GEAR_MODE": { "direction": "input", "bits": [ 92 ] }, "CH1_FFC_TX_GEAR_MODE": { "direction": "input", "bits": [ 93 ] }, "CH0_FFC_DIV11_MODE_TX": { "direction": "input", "bits": [ 94 ] }, "CH1_FFC_DIV11_MODE_TX": { "direction": "input", "bits": [ 95 ] }, "CH0_FFC_LDR_CORE2TX_EN": { "direction": "input", "bits": [ 96 ] }, "CH1_FFC_LDR_CORE2TX_EN": { "direction": "input", "bits": [ 97 ] }, "CH0_FFC_LANE_TX_RST": { "direction": "input", "bits": [ 98 ] }, "CH1_FFC_LANE_TX_RST": { "direction": "input", "bits": [ 99 ] }, "CH0_FFC_LANE_RX_RST": { "direction": "input", "bits": [ 100 ] }, "CH1_FFC_LANE_RX_RST": { "direction": "input", "bits": [ 101 ] }, "CH0_FFC_RRST": { "direction": "input", "bits": [ 102 ] }, "CH1_FFC_RRST": { "direction": "input", "bits": [ 103 ] }, "CH0_FFC_TXPWDNB": { "direction": "input", "bits": [ 104 ] }, "CH1_FFC_TXPWDNB": { "direction": "input", "bits": [ 105 ] }, "CH0_FFC_RXPWDNB": { "direction": "input", "bits": [ 106 ] }, "CH1_FFC_RXPWDNB": { "direction": "input", "bits": [ 107 ] }, "CH0_LDR_CORE2TX": { "direction": "input", "bits": [ 108 ] }, "CH1_LDR_CORE2TX": { "direction": "input", "bits": [ 109 ] }, "D_SCIWDATA0": { "direction": "input", "bits": [ 110 ] }, "D_SCIWDATA1": { "direction": "input", "bits": [ 111 ] }, "D_SCIWDATA2": { "direction": "input", "bits": [ 112 ] }, "D_SCIWDATA3": { "direction": "input", "bits": [ 113 ] }, "D_SCIWDATA4": { "direction": "input", "bits": [ 114 ] }, "D_SCIWDATA5": { "direction": "input", "bits": [ 115 ] }, "D_SCIWDATA6": { "direction": "input", "bits": [ 116 ] }, "D_SCIWDATA7": { "direction": "input", "bits": [ 117 ] }, "D_SCIADDR0": { "direction": "input", "bits": [ 118 ] }, "D_SCIADDR1": { "direction": "input", "bits": [ 119 ] }, "D_SCIADDR2": { "direction": "input", "bits": [ 120 ] }, "D_SCIADDR3": { "direction": "input", "bits": [ 121 ] }, "D_SCIADDR4": { "direction": "input", "bits": [ 122 ] }, "D_SCIADDR5": { "direction": "input", "bits": [ 123 ] }, "D_SCIENAUX": { "direction": "input", "bits": [ 124 ] }, "D_SCISELAUX": { "direction": "input", "bits": [ 125 ] }, "CH0_SCIEN": { "direction": "input", "bits": [ 126 ] }, "CH1_SCIEN": { "direction": "input", "bits": [ 127 ] }, "CH0_SCISEL": { "direction": "input", "bits": [ 128 ] }, "CH1_SCISEL": { "direction": "input", "bits": [ 129 ] }, "D_SCIRD": { "direction": "input", "bits": [ 130 ] }, "D_SCIWSTN": { "direction": "input", "bits": [ 131 ] }, "D_CYAWSTN": { "direction": "input", "bits": [ 132 ] }, "D_FFC_SYNC_TOGGLE": { "direction": "input", "bits": [ 133 ] }, "D_FFC_DUAL_RST": { "direction": "input", "bits": [ 134 ] }, "D_FFC_MACRO_RST": { "direction": "input", "bits": [ 135 ] }, "D_FFC_MACROPDB": { "direction": "input", "bits": [ 136 ] }, "D_FFC_TRST": { "direction": "input", "bits": [ 137 ] }, "CH0_FFC_CDR_EN_BITSLIP": { "direction": "input", "bits": [ 138 ] }, "CH1_FFC_CDR_EN_BITSLIP": { "direction": "input", "bits": [ 139 ] }, "D_SCAN_ENABLE": { "direction": "input", "bits": [ 140 ] }, "D_SCAN_IN_0": { "direction": "input", "bits": [ 141 ] }, "D_SCAN_IN_1": { "direction": "input", "bits": [ 142 ] }, "D_SCAN_IN_2": { "direction": "input", "bits": [ 143 ] }, "D_SCAN_IN_3": { "direction": "input", "bits": [ 144 ] }, "D_SCAN_IN_4": { "direction": "input", "bits": [ 145 ] }, "D_SCAN_IN_5": { "direction": "input", "bits": [ 146 ] }, "D_SCAN_IN_6": { "direction": "input", "bits": [ 147 ] }, "D_SCAN_IN_7": { "direction": "input", "bits": [ 148 ] }, "D_SCAN_MODE": { "direction": "input", "bits": [ 149 ] }, "D_SCAN_RESET": { "direction": "input", "bits": [ 150 ] }, "D_CIN0": { "direction": "input", "bits": [ 151 ] }, "D_CIN1": { "direction": "input", "bits": [ 152 ] }, "D_CIN2": { "direction": "input", "bits": [ 153 ] }, "D_CIN3": { "direction": "input", "bits": [ 154 ] }, "D_CIN4": { "direction": "input", "bits": [ 155 ] }, "D_CIN5": { "direction": "input", "bits": [ 156 ] }, "D_CIN6": { "direction": "input", "bits": [ 157 ] }, "D_CIN7": { "direction": "input", "bits": [ 158 ] }, "D_CIN8": { "direction": "input", "bits": [ 159 ] }, "D_CIN9": { "direction": "input", "bits": [ 160 ] }, "D_CIN10": { "direction": "input", "bits": [ 161 ] }, "D_CIN11": { "direction": "input", "bits": [ 162 ] }, "CH0_HDOUTP": { "direction": "output", "bits": [ 163 ] }, "CH1_HDOUTP": { "direction": "output", "bits": [ 164 ] }, "CH0_HDOUTN": { "direction": "output", "bits": [ 165 ] }, "CH1_HDOUTN": { "direction": "output", "bits": [ 166 ] }, "D_TXBIT_CLKP_TO_ND": { "direction": "output", "bits": [ 167 ] }, "D_TXBIT_CLKN_TO_ND": { "direction": "output", "bits": [ 168 ] }, "D_SYNC_PULSE2ND": { "direction": "output", "bits": [ 169 ] }, "D_TXPLL_LOL_TO_ND": { "direction": "output", "bits": [ 170 ] }, "CH0_FF_RX_F_CLK": { "direction": "output", "bits": [ 171 ] }, "CH1_FF_RX_F_CLK": { "direction": "output", "bits": [ 172 ] }, "CH0_FF_RX_H_CLK": { "direction": "output", "bits": [ 173 ] }, "CH1_FF_RX_H_CLK": { "direction": "output", "bits": [ 174 ] }, "CH0_FF_TX_F_CLK": { "direction": "output", "bits": [ 175 ] }, "CH1_FF_TX_F_CLK": { "direction": "output", "bits": [ 176 ] }, "CH0_FF_TX_H_CLK": { "direction": "output", "bits": [ 177 ] }, "CH1_FF_TX_H_CLK": { "direction": "output", "bits": [ 178 ] }, "CH0_FF_RX_PCLK": { "direction": "output", "bits": [ 179 ] }, "CH1_FF_RX_PCLK": { "direction": "output", "bits": [ 180 ] }, "CH0_FF_TX_PCLK": { "direction": "output", "bits": [ 181 ] }, "CH1_FF_TX_PCLK": { "direction": "output", "bits": [ 182 ] }, "CH0_FF_RX_D_0": { "direction": "output", "bits": [ 183 ] }, "CH1_FF_RX_D_0": { "direction": "output", "bits": [ 184 ] }, "CH0_FF_RX_D_1": { "direction": "output", "bits": [ 185 ] }, "CH1_FF_RX_D_1": { "direction": "output", "bits": [ 186 ] }, "CH0_FF_RX_D_2": { "direction": "output", "bits": [ 187 ] }, "CH1_FF_RX_D_2": { "direction": "output", "bits": [ 188 ] }, "CH0_FF_RX_D_3": { "direction": "output", "bits": [ 189 ] }, "CH1_FF_RX_D_3": { "direction": "output", "bits": [ 190 ] }, "CH0_FF_RX_D_4": { "direction": "output", "bits": [ 191 ] }, "CH1_FF_RX_D_4": { "direction": "output", "bits": [ 192 ] }, "CH0_FF_RX_D_5": { "direction": "output", "bits": [ 193 ] }, "CH1_FF_RX_D_5": { "direction": "output", "bits": [ 194 ] }, "CH0_FF_RX_D_6": { "direction": "output", "bits": [ 195 ] }, "CH1_FF_RX_D_6": { "direction": "output", "bits": [ 196 ] }, "CH0_FF_RX_D_7": { "direction": "output", "bits": [ 197 ] }, "CH1_FF_RX_D_7": { "direction": "output", "bits": [ 198 ] }, "CH0_FF_RX_D_8": { "direction": "output", "bits": [ 199 ] }, "CH1_FF_RX_D_8": { "direction": "output", "bits": [ 200 ] }, "CH0_FF_RX_D_9": { "direction": "output", "bits": [ 201 ] }, "CH1_FF_RX_D_9": { "direction": "output", "bits": [ 202 ] }, "CH0_FF_RX_D_10": { "direction": "output", "bits": [ 203 ] }, "CH1_FF_RX_D_10": { "direction": "output", "bits": [ 204 ] }, "CH0_FF_RX_D_11": { "direction": "output", "bits": [ 205 ] }, "CH1_FF_RX_D_11": { "direction": "output", "bits": [ 206 ] }, "CH0_FF_RX_D_12": { "direction": "output", "bits": [ 207 ] }, "CH1_FF_RX_D_12": { "direction": "output", "bits": [ 208 ] }, "CH0_FF_RX_D_13": { "direction": "output", "bits": [ 209 ] }, "CH1_FF_RX_D_13": { "direction": "output", "bits": [ 210 ] }, "CH0_FF_RX_D_14": { "direction": "output", "bits": [ 211 ] }, "CH1_FF_RX_D_14": { "direction": "output", "bits": [ 212 ] }, "CH0_FF_RX_D_15": { "direction": "output", "bits": [ 213 ] }, "CH1_FF_RX_D_15": { "direction": "output", "bits": [ 214 ] }, "CH0_FF_RX_D_16": { "direction": "output", "bits": [ 215 ] }, "CH1_FF_RX_D_16": { "direction": "output", "bits": [ 216 ] }, "CH0_FF_RX_D_17": { "direction": "output", "bits": [ 217 ] }, "CH1_FF_RX_D_17": { "direction": "output", "bits": [ 218 ] }, "CH0_FF_RX_D_18": { "direction": "output", "bits": [ 219 ] }, "CH1_FF_RX_D_18": { "direction": "output", "bits": [ 220 ] }, "CH0_FF_RX_D_19": { "direction": "output", "bits": [ 221 ] }, "CH1_FF_RX_D_19": { "direction": "output", "bits": [ 222 ] }, "CH0_FF_RX_D_20": { "direction": "output", "bits": [ 223 ] }, "CH1_FF_RX_D_20": { "direction": "output", "bits": [ 224 ] }, "CH0_FF_RX_D_21": { "direction": "output", "bits": [ 225 ] }, "CH1_FF_RX_D_21": { "direction": "output", "bits": [ 226 ] }, "CH0_FF_RX_D_22": { "direction": "output", "bits": [ 227 ] }, "CH1_FF_RX_D_22": { "direction": "output", "bits": [ 228 ] }, "CH0_FF_RX_D_23": { "direction": "output", "bits": [ 229 ] }, "CH1_FF_RX_D_23": { "direction": "output", "bits": [ 230 ] }, "CH0_FFS_PCIE_DONE": { "direction": "output", "bits": [ 231 ] }, "CH1_FFS_PCIE_DONE": { "direction": "output", "bits": [ 232 ] }, "CH0_FFS_PCIE_CON": { "direction": "output", "bits": [ 233 ] }, "CH1_FFS_PCIE_CON": { "direction": "output", "bits": [ 234 ] }, "CH0_FFS_RLOS": { "direction": "output", "bits": [ 235 ] }, "CH1_FFS_RLOS": { "direction": "output", "bits": [ 236 ] }, "CH0_FFS_LS_SYNC_STATUS": { "direction": "output", "bits": [ 237 ] }, "CH1_FFS_LS_SYNC_STATUS": { "direction": "output", "bits": [ 238 ] }, "CH0_FFS_CC_UNDERRUN": { "direction": "output", "bits": [ 239 ] }, "CH1_FFS_CC_UNDERRUN": { "direction": "output", "bits": [ 240 ] }, "CH0_FFS_CC_OVERRUN": { "direction": "output", "bits": [ 241 ] }, "CH1_FFS_CC_OVERRUN": { "direction": "output", "bits": [ 242 ] }, "CH0_FFS_RXFBFIFO_ERROR": { "direction": "output", "bits": [ 243 ] }, "CH1_FFS_RXFBFIFO_ERROR": { "direction": "output", "bits": [ 244 ] }, "CH0_FFS_TXFBFIFO_ERROR": { "direction": "output", "bits": [ 245 ] }, "CH1_FFS_TXFBFIFO_ERROR": { "direction": "output", "bits": [ 246 ] }, "CH0_FFS_RLOL": { "direction": "output", "bits": [ 247 ] }, "CH1_FFS_RLOL": { "direction": "output", "bits": [ 248 ] }, "CH0_FFS_SKP_ADDED": { "direction": "output", "bits": [ 249 ] }, "CH1_FFS_SKP_ADDED": { "direction": "output", "bits": [ 250 ] }, "CH0_FFS_SKP_DELETED": { "direction": "output", "bits": [ 251 ] }, "CH1_FFS_SKP_DELETED": { "direction": "output", "bits": [ 252 ] }, "CH0_LDR_RX2CORE": { "direction": "output", "bits": [ 253 ] }, "CH1_LDR_RX2CORE": { "direction": "output", "bits": [ 254 ] }, "D_SCIRDATA0": { "direction": "output", "bits": [ 255 ] }, "D_SCIRDATA1": { "direction": "output", "bits": [ 256 ] }, "D_SCIRDATA2": { "direction": "output", "bits": [ 257 ] }, "D_SCIRDATA3": { "direction": "output", "bits": [ 258 ] }, "D_SCIRDATA4": { "direction": "output", "bits": [ 259 ] }, "D_SCIRDATA5": { "direction": "output", "bits": [ 260 ] }, "D_SCIRDATA6": { "direction": "output", "bits": [ 261 ] }, "D_SCIRDATA7": { "direction": "output", "bits": [ 262 ] }, "D_SCIINT": { "direction": "output", "bits": [ 263 ] }, "D_SCAN_OUT_0": { "direction": "output", "bits": [ 264 ] }, "D_SCAN_OUT_1": { "direction": "output", "bits": [ 265 ] }, "D_SCAN_OUT_2": { "direction": "output", "bits": [ 266 ] }, "D_SCAN_OUT_3": { "direction": "output", "bits": [ 267 ] }, "D_SCAN_OUT_4": { "direction": "output", "bits": [ 268 ] }, "D_SCAN_OUT_5": { "direction": "output", "bits": [ 269 ] }, "D_SCAN_OUT_6": { "direction": "output", "bits": [ 270 ] }, "D_SCAN_OUT_7": { "direction": "output", "bits": [ 271 ] }, "D_COUT0": { "direction": "output", "bits": [ 272 ] }, "D_COUT1": { "direction": "output", "bits": [ 273 ] }, "D_COUT2": { "direction": "output", "bits": [ 274 ] }, "D_COUT3": { "direction": "output", "bits": [ 275 ] }, "D_COUT4": { "direction": "output", "bits": [ 276 ] }, "D_COUT5": { "direction": "output", "bits": [ 277 ] }, "D_COUT6": { "direction": "output", "bits": [ 278 ] }, "D_COUT7": { "direction": "output", "bits": [ 279 ] }, "D_COUT8": { "direction": "output", "bits": [ 280 ] }, "D_COUT9": { "direction": "output", "bits": [ 281 ] }, "D_COUT10": { "direction": "output", "bits": [ 282 ] }, "D_COUT11": { "direction": "output", "bits": [ 283 ] }, "D_COUT12": { "direction": "output", "bits": [ 284 ] }, "D_COUT13": { "direction": "output", "bits": [ 285 ] }, "D_COUT14": { "direction": "output", "bits": [ 286 ] }, "D_COUT15": { "direction": "output", "bits": [ 287 ] }, "D_COUT16": { "direction": "output", "bits": [ 288 ] }, "D_COUT17": { "direction": "output", "bits": [ 289 ] }, "D_COUT18": { "direction": "output", "bits": [ 290 ] }, "D_COUT19": { "direction": "output", "bits": [ 291 ] }, "D_REFCLKI": { "direction": "input", "bits": [ 292 ] }, "D_FFS_PLOL": { "direction": "output", "bits": [ 293 ] } }, "cells": { }, "netnames": { "CH0_FFC_CDR_EN_BITSLIP": { "hide_name": 0, "bits": [ 138 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.69-369.91" } }, "CH0_FFC_DIV11_MODE_RX": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.134-363.155" } }, "CH0_FFC_DIV11_MODE_TX": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:364.8-364.29" } }, "CH0_FFC_EI_EN": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:361.8-361.21" } }, "CH0_FFC_ENABLE_CGALIGN": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.8-362.30" } }, "CH0_FFC_FB_LOOPBACK": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.102-362.121" } }, "CH0_FFC_LANE_RX_RST": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:364.144-364.163" } }, "CH0_FFC_LANE_TX_RST": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:364.102-364.121" } }, "CH0_FFC_LDR_CORE2TX_EN": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:364.54-364.76" } }, "CH0_FFC_PCIE_CT": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:361.80-361.95" } }, "CH0_FFC_PCIE_DET_EN": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:361.38-361.57" } }, "CH0_FFC_PFIFO_CLR": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.8-363.25" } }, "CH0_FFC_RATE_MODE_RX": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.46-363.66" } }, "CH0_FFC_RATE_MODE_TX": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.90-363.110" } }, "CH0_FFC_RRST": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:365.8-365.20" } }, "CH0_FFC_RXPWDNB": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:365.70-365.85" } }, "CH0_FFC_RX_GEAR_MODE": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.180-363.200" } }, "CH0_FFC_SB_INV_RX": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:361.114-361.131" } }, "CH0_FFC_SB_PFIFO_LP": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.144-362.163" } }, "CH0_FFC_SIGNAL_DETECT": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.56-362.77" } }, "CH0_FFC_TXPWDNB": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:365.36-365.51" } }, "CH0_FFC_TX_GEAR_MODE": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.224-363.244" } }, "CH0_FFS_CC_OVERRUN": { "hide_name": 0, "bits": [ 241 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:381.127-381.145" } }, "CH0_FFS_CC_UNDERRUN": { "hide_name": 0, "bits": [ 239 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:381.85-381.104" } }, "CH0_FFS_LS_SYNC_STATUS": { "hide_name": 0, "bits": [ 237 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:381.37-381.59" } }, "CH0_FFS_PCIE_CON": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:380.111-380.127" } }, "CH0_FFS_PCIE_DONE": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:380.73-380.90" } }, "CH0_FFS_RLOL": { "hide_name": 0, "bits": [ 247 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:382.105-382.117" } }, "CH0_FFS_RLOS": { "hide_name": 0, "bits": [ 235 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:381.9-381.21" } }, "CH0_FFS_RXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 243 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:382.9-382.31" } }, "CH0_FFS_SKP_ADDED": { "hide_name": 0, "bits": [ 249 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:382.133-382.150" } }, "CH0_FFS_SKP_DELETED": { "hide_name": 0, "bits": [ 251 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.9-383.28" } }, "CH0_FFS_TXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 245 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:382.57-382.79" } }, "CH0_FF_EBRD_CLK": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:354.102-354.117" } }, "CH0_FF_RXI_CLK": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:354.38-354.52" } }, "CH0_FF_RX_D_0": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:374.73-374.86" } }, "CH0_FF_RX_D_1": { "hide_name": 0, "bits": [ 185 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:374.103-374.116" } }, "CH0_FF_RX_D_10": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:377.9-377.23" } }, "CH0_FF_RX_D_11": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:377.41-377.55" } }, "CH0_FF_RX_D_12": { "hide_name": 0, "bits": [ 207 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:377.73-377.87" } }, "CH0_FF_RX_D_13": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:377.105-377.119" } }, "CH0_FF_RX_D_14": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:378.9-378.23" } }, "CH0_FF_RX_D_15": { "hide_name": 0, "bits": [ 213 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:378.41-378.55" } }, "CH0_FF_RX_D_16": { "hide_name": 0, "bits": [ 215 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:378.73-378.87" } }, "CH0_FF_RX_D_17": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:378.105-378.119" } }, "CH0_FF_RX_D_18": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:379.9-379.23" } }, "CH0_FF_RX_D_19": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:379.41-379.55" } }, "CH0_FF_RX_D_2": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:375.9-375.22" } }, "CH0_FF_RX_D_20": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:379.73-379.87" } }, "CH0_FF_RX_D_21": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:379.105-379.119" } }, "CH0_FF_RX_D_22": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:380.9-380.23" } }, "CH0_FF_RX_D_23": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:380.41-380.55" } }, "CH0_FF_RX_D_3": { "hide_name": 0, "bits": [ 189 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:375.39-375.52" } }, "CH0_FF_RX_D_4": { "hide_name": 0, "bits": [ 191 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:375.69-375.82" } }, "CH0_FF_RX_D_5": { "hide_name": 0, "bits": [ 193 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:375.99-375.112" } }, "CH0_FF_RX_D_6": { "hide_name": 0, "bits": [ 195 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.9-376.22" } }, "CH0_FF_RX_D_7": { "hide_name": 0, "bits": [ 197 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.39-376.52" } }, "CH0_FF_RX_D_8": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.69-376.82" } }, "CH0_FF_RX_D_9": { "hide_name": 0, "bits": [ 201 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.99-376.112" } }, "CH0_FF_RX_F_CLK": { "hide_name": 0, "bits": [ 171 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:373.9-373.24" } }, "CH0_FF_RX_H_CLK": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:373.43-373.58" } }, "CH0_FF_RX_PCLK": { "hide_name": 0, "bits": [ 179 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:374.9-374.23" } }, "CH0_FF_TXI_CLK": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:354.70-354.84" } }, "CH0_FF_TX_D_0": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:355.8-355.21" } }, "CH0_FF_TX_D_1": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:355.38-355.51" } }, "CH0_FF_TX_D_10": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:357.68-357.82" } }, "CH0_FF_TX_D_11": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:357.100-357.114" } }, "CH0_FF_TX_D_12": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:358.8-358.22" } }, "CH0_FF_TX_D_13": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:358.40-358.54" } }, "CH0_FF_TX_D_14": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:358.72-358.86" } }, "CH0_FF_TX_D_15": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:358.104-358.118" } }, "CH0_FF_TX_D_16": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:359.8-359.22" } }, "CH0_FF_TX_D_17": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:359.40-359.54" } }, "CH0_FF_TX_D_18": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:359.72-359.86" } }, "CH0_FF_TX_D_19": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:359.104-359.118" } }, "CH0_FF_TX_D_2": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:355.68-355.81" } }, "CH0_FF_TX_D_20": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:360.8-360.22" } }, "CH0_FF_TX_D_21": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:360.40-360.54" } }, "CH0_FF_TX_D_22": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:360.72-360.86" } }, "CH0_FF_TX_D_23": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:360.104-360.118" } }, "CH0_FF_TX_D_3": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:355.98-355.111" } }, "CH0_FF_TX_D_4": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:356.8-356.21" } }, "CH0_FF_TX_D_5": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:356.38-356.51" } }, "CH0_FF_TX_D_6": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:356.68-356.81" } }, "CH0_FF_TX_D_7": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:356.98-356.111" } }, "CH0_FF_TX_D_8": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:357.8-357.21" } }, "CH0_FF_TX_D_9": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:357.38-357.51" } }, "CH0_FF_TX_F_CLK": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:373.77-373.92" } }, "CH0_FF_TX_H_CLK": { "hide_name": 0, "bits": [ 177 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:373.111-373.126" } }, "CH0_FF_TX_PCLK": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:374.41-374.55" } }, "CH0_HDINN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:352.30-352.39" } }, "CH0_HDINP": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:352.8-352.17" } }, "CH0_HDOUTN": { "hide_name": 0, "bits": [ 165 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:372.33-372.43" } }, "CH0_HDOUTP": { "hide_name": 0, "bits": [ 163 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:372.9-372.19" } }, "CH0_LDR_CORE2TX": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:365.104-365.119" } }, "CH0_LDR_RX2CORE": { "hide_name": 0, "bits": [ 253 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.51-383.66" } }, "CH0_RX_REFCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:354.8-354.21" } }, "CH0_SCIEN": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:368.8-368.17" } }, "CH0_SCISEL": { "hide_name": 0, "bits": [ 128 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:368.30-368.40" } }, "CH1_FFC_CDR_EN_BITSLIP": { "hide_name": 0, "bits": [ 139 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.93-369.115" } }, "CH1_FFC_DIV11_MODE_RX": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.157-363.178" } }, "CH1_FFC_DIV11_MODE_TX": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:364.31-364.52" } }, "CH1_FFC_EI_EN": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:361.23-361.36" } }, "CH1_FFC_ENABLE_CGALIGN": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.32-362.54" } }, "CH1_FFC_FB_LOOPBACK": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.123-362.142" } }, "CH1_FFC_LANE_RX_RST": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:364.165-364.184" } }, "CH1_FFC_LANE_TX_RST": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:364.123-364.142" } }, "CH1_FFC_LDR_CORE2TX_EN": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:364.78-364.100" } }, "CH1_FFC_PCIE_CT": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:361.97-361.112" } }, "CH1_FFC_PCIE_DET_EN": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:361.59-361.78" } }, "CH1_FFC_PFIFO_CLR": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.27-363.44" } }, "CH1_FFC_RATE_MODE_RX": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.68-363.88" } }, "CH1_FFC_RATE_MODE_TX": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.112-363.132" } }, "CH1_FFC_RRST": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:365.22-365.34" } }, "CH1_FFC_RXPWDNB": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:365.87-365.102" } }, "CH1_FFC_RX_GEAR_MODE": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.202-363.222" } }, "CH1_FFC_SB_INV_RX": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:361.133-361.150" } }, "CH1_FFC_SB_PFIFO_LP": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.165-362.184" } }, "CH1_FFC_SIGNAL_DETECT": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:362.79-362.100" } }, "CH1_FFC_TXPWDNB": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:365.53-365.68" } }, "CH1_FFC_TX_GEAR_MODE": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:363.246-363.266" } }, "CH1_FFS_CC_OVERRUN": { "hide_name": 0, "bits": [ 242 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:381.147-381.165" } }, "CH1_FFS_CC_UNDERRUN": { "hide_name": 0, "bits": [ 240 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:381.106-381.125" } }, "CH1_FFS_LS_SYNC_STATUS": { "hide_name": 0, "bits": [ 238 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:381.61-381.83" } }, "CH1_FFS_PCIE_CON": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:380.129-380.145" } }, "CH1_FFS_PCIE_DONE": { "hide_name": 0, "bits": [ 232 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:380.92-380.109" } }, "CH1_FFS_RLOL": { "hide_name": 0, "bits": [ 248 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:382.119-382.131" } }, "CH1_FFS_RLOS": { "hide_name": 0, "bits": [ 236 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:381.23-381.35" } }, "CH1_FFS_RXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 244 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:382.33-382.55" } }, "CH1_FFS_SKP_ADDED": { "hide_name": 0, "bits": [ 250 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:382.152-382.169" } }, "CH1_FFS_SKP_DELETED": { "hide_name": 0, "bits": [ 252 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.30-383.49" } }, "CH1_FFS_TXFBFIFO_ERROR": { "hide_name": 0, "bits": [ 246 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:382.81-382.103" } }, "CH1_FF_EBRD_CLK": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:354.119-354.134" } }, "CH1_FF_RXI_CLK": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:354.54-354.68" } }, "CH1_FF_RX_D_0": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:374.88-374.101" } }, "CH1_FF_RX_D_1": { "hide_name": 0, "bits": [ 186 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:374.118-374.131" } }, "CH1_FF_RX_D_10": { "hide_name": 0, "bits": [ 204 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:377.25-377.39" } }, "CH1_FF_RX_D_11": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:377.57-377.71" } }, "CH1_FF_RX_D_12": { "hide_name": 0, "bits": [ 208 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:377.89-377.103" } }, "CH1_FF_RX_D_13": { "hide_name": 0, "bits": [ 210 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:377.121-377.135" } }, "CH1_FF_RX_D_14": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:378.25-378.39" } }, "CH1_FF_RX_D_15": { "hide_name": 0, "bits": [ 214 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:378.57-378.71" } }, "CH1_FF_RX_D_16": { "hide_name": 0, "bits": [ 216 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:378.89-378.103" } }, "CH1_FF_RX_D_17": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:378.121-378.135" } }, "CH1_FF_RX_D_18": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:379.25-379.39" } }, "CH1_FF_RX_D_19": { "hide_name": 0, "bits": [ 222 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:379.57-379.71" } }, "CH1_FF_RX_D_2": { "hide_name": 0, "bits": [ 188 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:375.24-375.37" } }, "CH1_FF_RX_D_20": { "hide_name": 0, "bits": [ 224 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:379.89-379.103" } }, "CH1_FF_RX_D_21": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:379.121-379.135" } }, "CH1_FF_RX_D_22": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:380.25-380.39" } }, "CH1_FF_RX_D_23": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:380.57-380.71" } }, "CH1_FF_RX_D_3": { "hide_name": 0, "bits": [ 190 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:375.54-375.67" } }, "CH1_FF_RX_D_4": { "hide_name": 0, "bits": [ 192 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:375.84-375.97" } }, "CH1_FF_RX_D_5": { "hide_name": 0, "bits": [ 194 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:375.114-375.127" } }, "CH1_FF_RX_D_6": { "hide_name": 0, "bits": [ 196 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.24-376.37" } }, "CH1_FF_RX_D_7": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.54-376.67" } }, "CH1_FF_RX_D_8": { "hide_name": 0, "bits": [ 200 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.84-376.97" } }, "CH1_FF_RX_D_9": { "hide_name": 0, "bits": [ 202 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:376.114-376.127" } }, "CH1_FF_RX_F_CLK": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:373.26-373.41" } }, "CH1_FF_RX_H_CLK": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:373.60-373.75" } }, "CH1_FF_RX_PCLK": { "hide_name": 0, "bits": [ 180 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:374.25-374.39" } }, "CH1_FF_TXI_CLK": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:354.86-354.100" } }, "CH1_FF_TX_D_0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:355.23-355.36" } }, "CH1_FF_TX_D_1": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:355.53-355.66" } }, "CH1_FF_TX_D_10": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:357.84-357.98" } }, "CH1_FF_TX_D_11": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:357.116-357.130" } }, "CH1_FF_TX_D_12": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:358.24-358.38" } }, "CH1_FF_TX_D_13": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:358.56-358.70" } }, "CH1_FF_TX_D_14": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:358.88-358.102" } }, "CH1_FF_TX_D_15": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:358.120-358.134" } }, "CH1_FF_TX_D_16": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:359.24-359.38" } }, "CH1_FF_TX_D_17": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:359.56-359.70" } }, "CH1_FF_TX_D_18": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:359.88-359.102" } }, "CH1_FF_TX_D_19": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:359.120-359.134" } }, "CH1_FF_TX_D_2": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:355.83-355.96" } }, "CH1_FF_TX_D_20": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:360.24-360.38" } }, "CH1_FF_TX_D_21": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:360.56-360.70" } }, "CH1_FF_TX_D_22": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:360.88-360.102" } }, "CH1_FF_TX_D_23": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:360.120-360.134" } }, "CH1_FF_TX_D_3": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:355.113-355.126" } }, "CH1_FF_TX_D_4": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:356.23-356.36" } }, "CH1_FF_TX_D_5": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:356.53-356.66" } }, "CH1_FF_TX_D_6": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:356.83-356.96" } }, "CH1_FF_TX_D_7": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:356.113-356.126" } }, "CH1_FF_TX_D_8": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:357.23-357.36" } }, "CH1_FF_TX_D_9": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:357.53-357.66" } }, "CH1_FF_TX_F_CLK": { "hide_name": 0, "bits": [ 176 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:373.94-373.109" } }, "CH1_FF_TX_H_CLK": { "hide_name": 0, "bits": [ 178 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:373.128-373.143" } }, "CH1_FF_TX_PCLK": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:374.57-374.71" } }, "CH1_HDINN": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:352.41-352.50" } }, "CH1_HDINP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:352.19-352.28" } }, "CH1_HDOUTN": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:372.45-372.55" } }, "CH1_HDOUTP": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:372.21-372.31" } }, "CH1_LDR_CORE2TX": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:365.121-365.136" } }, "CH1_LDR_RX2CORE": { "hide_name": 0, "bits": [ 254 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.68-383.83" } }, "CH1_RX_REFCLK": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:354.23-354.36" } }, "CH1_SCIEN": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:368.19-368.28" } }, "CH1_SCISEL": { "hide_name": 0, "bits": [ 129 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:368.42-368.52" } }, "D_CIN0": { "hide_name": 0, "bits": [ 151 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.22-371.28" } }, "D_CIN1": { "hide_name": 0, "bits": [ 152 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.30-371.36" } }, "D_CIN10": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.101-371.108" } }, "D_CIN11": { "hide_name": 0, "bits": [ 162 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.110-371.117" } }, "D_CIN2": { "hide_name": 0, "bits": [ 153 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.38-371.44" } }, "D_CIN3": { "hide_name": 0, "bits": [ 154 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.46-371.52" } }, "D_CIN4": { "hide_name": 0, "bits": [ 155 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.54-371.60" } }, "D_CIN5": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.62-371.68" } }, "D_CIN6": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.70-371.76" } }, "D_CIN7": { "hide_name": 0, "bits": [ 158 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.77-371.83" } }, "D_CIN8": { "hide_name": 0, "bits": [ 159 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.85-371.91" } }, "D_CIN9": { "hide_name": 0, "bits": [ 160 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.93-371.99" } }, "D_COUT0": { "hide_name": 0, "bits": [ 272 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.9-385.16" } }, "D_COUT1": { "hide_name": 0, "bits": [ 273 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.18-385.25" } }, "D_COUT10": { "hide_name": 0, "bits": [ 282 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.99-385.107" } }, "D_COUT11": { "hide_name": 0, "bits": [ 283 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.109-385.117" } }, "D_COUT12": { "hide_name": 0, "bits": [ 284 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.119-385.127" } }, "D_COUT13": { "hide_name": 0, "bits": [ 285 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.129-385.137" } }, "D_COUT14": { "hide_name": 0, "bits": [ 286 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.139-385.147" } }, "D_COUT15": { "hide_name": 0, "bits": [ 287 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.149-385.157" } }, "D_COUT16": { "hide_name": 0, "bits": [ 288 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.159-385.167" } }, "D_COUT17": { "hide_name": 0, "bits": [ 289 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.169-385.177" } }, "D_COUT18": { "hide_name": 0, "bits": [ 290 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.179-385.187" } }, "D_COUT19": { "hide_name": 0, "bits": [ 291 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.189-385.197" } }, "D_COUT2": { "hide_name": 0, "bits": [ 274 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.27-385.34" } }, "D_COUT3": { "hide_name": 0, "bits": [ 275 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.36-385.43" } }, "D_COUT4": { "hide_name": 0, "bits": [ 276 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.45-385.52" } }, "D_COUT5": { "hide_name": 0, "bits": [ 277 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.54-385.61" } }, "D_COUT6": { "hide_name": 0, "bits": [ 278 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.63-385.70" } }, "D_COUT7": { "hide_name": 0, "bits": [ 279 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.72-385.79" } }, "D_COUT8": { "hide_name": 0, "bits": [ 280 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.81-385.88" } }, "D_COUT9": { "hide_name": 0, "bits": [ 281 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:385.90-385.97" } }, "D_CYAWSTN": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:368.74-368.83" } }, "D_FFC_DUAL_RST": { "hide_name": 0, "bits": [ 134 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.8-369.22" } }, "D_FFC_MACROPDB": { "hide_name": 0, "bits": [ 136 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.41-369.55" } }, "D_FFC_MACRO_RST": { "hide_name": 0, "bits": [ 135 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.24-369.39" } }, "D_FFC_SYNC_TOGGLE": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:368.85-368.102" } }, "D_FFC_TRST": { "hide_name": 0, "bits": [ 137 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.57-369.67" } }, "D_FFS_PLOL": { "hide_name": 0, "bits": [ 293 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:388.9-388.19" } }, "D_REFCLKI": { "hide_name": 0, "bits": [ 292 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:387.9-387.18" } }, "D_SCAN_ENABLE": { "hide_name": 0, "bits": [ 140 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.117-369.130" } }, "D_SCAN_IN_0": { "hide_name": 0, "bits": [ 141 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:369.132-369.143" } }, "D_SCAN_IN_1": { "hide_name": 0, "bits": [ 142 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:370.8-370.19" } }, "D_SCAN_IN_2": { "hide_name": 0, "bits": [ 143 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:370.21-370.32" } }, "D_SCAN_IN_3": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:370.34-370.45" } }, "D_SCAN_IN_4": { "hide_name": 0, "bits": [ 145 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:370.47-370.58" } }, "D_SCAN_IN_5": { "hide_name": 0, "bits": [ 146 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:370.60-370.71" } }, "D_SCAN_IN_6": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:370.73-370.84" } }, "D_SCAN_IN_7": { "hide_name": 0, "bits": [ 148 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:370.86-370.97" } }, "D_SCAN_MODE": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:370.99-370.110" } }, "D_SCAN_OUT_0": { "hide_name": 0, "bits": [ 264 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.71-384.83" } }, "D_SCAN_OUT_1": { "hide_name": 0, "bits": [ 265 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.85-384.97" } }, "D_SCAN_OUT_2": { "hide_name": 0, "bits": [ 266 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.99-384.111" } }, "D_SCAN_OUT_3": { "hide_name": 0, "bits": [ 267 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.113-384.125" } }, "D_SCAN_OUT_4": { "hide_name": 0, "bits": [ 268 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.127-384.139" } }, "D_SCAN_OUT_5": { "hide_name": 0, "bits": [ 269 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.141-384.153" } }, "D_SCAN_OUT_6": { "hide_name": 0, "bits": [ 270 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.155-384.167" } }, "D_SCAN_OUT_7": { "hide_name": 0, "bits": [ 271 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.169-384.181" } }, "D_SCAN_RESET": { "hide_name": 0, "bits": [ 150 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:371.8-371.20" } }, "D_SCIADDR0": { "hide_name": 0, "bits": [ 118 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:367.8-367.18" } }, "D_SCIADDR1": { "hide_name": 0, "bits": [ 119 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:367.20-367.30" } }, "D_SCIADDR2": { "hide_name": 0, "bits": [ 120 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:367.32-367.42" } }, "D_SCIADDR3": { "hide_name": 0, "bits": [ 121 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:367.44-367.54" } }, "D_SCIADDR4": { "hide_name": 0, "bits": [ 122 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:367.56-367.66" } }, "D_SCIADDR5": { "hide_name": 0, "bits": [ 123 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:367.68-367.78" } }, "D_SCIENAUX": { "hide_name": 0, "bits": [ 124 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:367.80-367.90" } }, "D_SCIINT": { "hide_name": 0, "bits": [ 263 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.61-384.69" } }, "D_SCIRD": { "hide_name": 0, "bits": [ 130 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:368.54-368.61" } }, "D_SCIRDATA0": { "hide_name": 0, "bits": [ 255 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.85-383.96" } }, "D_SCIRDATA1": { "hide_name": 0, "bits": [ 256 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.98-383.109" } }, "D_SCIRDATA2": { "hide_name": 0, "bits": [ 257 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.111-383.122" } }, "D_SCIRDATA3": { "hide_name": 0, "bits": [ 258 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:383.124-383.135" } }, "D_SCIRDATA4": { "hide_name": 0, "bits": [ 259 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.9-384.20" } }, "D_SCIRDATA5": { "hide_name": 0, "bits": [ 260 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.22-384.33" } }, "D_SCIRDATA6": { "hide_name": 0, "bits": [ 261 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.35-384.46" } }, "D_SCIRDATA7": { "hide_name": 0, "bits": [ 262 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:384.48-384.59" } }, "D_SCISELAUX": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:367.92-367.103" } }, "D_SCIWDATA0": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:366.8-366.19" } }, "D_SCIWDATA1": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:366.21-366.32" } }, "D_SCIWDATA2": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:366.34-366.45" } }, "D_SCIWDATA3": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:366.47-366.58" } }, "D_SCIWDATA4": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:366.60-366.71" } }, "D_SCIWDATA5": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:366.73-366.84" } }, "D_SCIWDATA6": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:366.86-366.97" } }, "D_SCIWDATA7": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:366.99-366.110" } }, "D_SCIWSTN": { "hide_name": 0, "bits": [ 131 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:368.63-368.72" } }, "D_SYNC_ND": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:353.52-353.61" } }, "D_SYNC_PULSE2ND": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:372.97-372.112" } }, "D_TXBIT_CLKN_FROM_ND": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:353.30-353.50" } }, "D_TXBIT_CLKN_TO_ND": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:372.77-372.95" } }, "D_TXBIT_CLKP_FROM_ND": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:353.8-353.28" } }, "D_TXBIT_CLKP_TO_ND": { "hide_name": 0, "bits": [ 167 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:372.57-372.75" } }, "D_TXPLL_LOL_FROM_ND": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:353.63-353.82" } }, "D_TXPLL_LOL_TO_ND": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:372.114-372.131" } } } }, "DDRDLLA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:312.1-318.10" }, "parameter_default_values": { "FORCE_MAX_DELAY": "NO", "GSR": "ENABLED" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "UDDCNTLN": { "direction": "input", "bits": [ 4 ] }, "FREEZE": { "direction": "input", "bits": [ 5 ] }, "LOCK": { "direction": "output", "bits": [ 6 ] }, "DDRDEL": { "direction": "output", "bits": [ 7 ] }, "DCNTL7": { "direction": "output", "bits": [ 8 ] }, "DCNTL6": { "direction": "output", "bits": [ 9 ] }, "DCNTL5": { "direction": "output", "bits": [ 10 ] }, "DCNTL4": { "direction": "output", "bits": [ 11 ] }, "DCNTL3": { "direction": "output", "bits": [ 12 ] }, "DCNTL2": { "direction": "output", "bits": [ 13 ] }, "DCNTL1": { "direction": "output", "bits": [ 14 ] }, "DCNTL0": { "direction": "output", "bits": [ 15 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:313.8-313.11" } }, "DCNTL0": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.79-314.85" } }, "DCNTL1": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.71-314.77" } }, "DCNTL2": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.63-314.69" } }, "DCNTL3": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.55-314.61" } }, "DCNTL4": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.47-314.53" } }, "DCNTL5": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.39-314.45" } }, "DCNTL6": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.31-314.37" } }, "DCNTL7": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.23-314.29" } }, "DDRDEL": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.15-314.21" } }, "FREEZE": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:313.28-313.34" } }, "LOCK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:314.9-314.13" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:313.13-313.16" } }, "UDDCNTLN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:313.18-313.26" } } } }, "DELAYF": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:177.1-183.10" }, "parameter_default_values": { "DEL_MODE": "USER_DEFINED", "DEL_VALUE": "00000000000000000000000000000000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "LOADN": { "direction": "input", "bits": [ 3 ] }, "MOVE": { "direction": "input", "bits": [ 4 ] }, "DIRECTION": { "direction": "input", "bits": [ 5 ] }, "Z": { "direction": "output", "bits": [ 6 ] }, "CFLAG": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:178.8-178.9" } }, "CFLAG": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:179.12-179.17" } }, "DIRECTION": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:178.24-178.33" } }, "LOADN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:178.11-178.16" } }, "MOVE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:178.18-178.22" } }, "Z": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:179.9-179.10" } } } }, "DELAYG": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:186.1-192.10" }, "parameter_default_values": { "DEL_MODE": "USER_DEFINED", "DEL_VALUE": "00000000000000000000000000000000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "Z": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:187.8-187.9" } }, "Z": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:188.9-188.10" } } } }, "DP16KD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:556.1-769.10" }, "parameter_default_values": { "ADA0MUX": "ADA0", "ADA10MUX": "ADA10", "ADA11MUX": "ADA11", "ADA12MUX": "ADA12", "ADA13MUX": "ADA13", "ADA1MUX": "ADA1", "ADA2MUX": "ADA2", "ADA3MUX": "ADA3", "ADA4MUX": "ADA4", "ADA5MUX": "ADA5", "ADA6MUX": "ADA6", "ADA7MUX": "ADA7", "ADA8MUX": "ADA8", "ADA9MUX": "ADA9", "ADB0MUX": "ADB0", "ADB10MUX": "ADB10", "ADB11MUX": "ADB11", "ADB12MUX": "ADB12", "ADB13MUX": "ADB13", "ADB1MUX": "ADB1", "ADB2MUX": "ADB2", "ADB3MUX": "ADB3", "ADB4MUX": "ADB4", "ADB5MUX": "ADB5", "ADB6MUX": "ADB6", "ADB7MUX": "ADB7", "ADB8MUX": "ADB8", "ADB9MUX": "ADB9", "ASYNC_RESET_RELEASE": "SYNC", "CEAMUX": "CEA", "CEBMUX": "CEB", "CLKAMUX": "CLKA", "CLKBMUX": "CLKB", "CSA0MUX": "CSA0", "CSA1MUX": "CSA1", "CSA2MUX": "CSA2", "CSB0MUX": "CSB0", "CSB1MUX": "CSB1", "CSB2MUX": "CSB2", "CSDECODE_A": "0b000", "CSDECODE_B": "0b000", "DATA_WIDTH_A": "00000000000000000000000000010010", "DATA_WIDTH_B": "00000000000000000000000000010010", "DIA0MUX": "DIA0", "DIA10MUX": "DIA10", "DIA11MUX": "DIA11", "DIA12MUX": "DIA12", "DIA13MUX": "DIA13", "DIA14MUX": "DIA14", "DIA15MUX": "DIA15", "DIA16MUX": "DIA16", "DIA17MUX": "DIA17", "DIA1MUX": "DIA1", "DIA2MUX": "DIA2", "DIA3MUX": "DIA3", "DIA4MUX": "DIA4", "DIA5MUX": "DIA5", "DIA6MUX": "DIA6", "DIA7MUX": "DIA7", "DIA8MUX": "DIA8", "DIA9MUX": "DIA9", "DIB0MUX": "DIB0", "DIB10MUX": "DIB10", "DIB11MUX": "DIB11", "DIB12MUX": "DIB12", "DIB13MUX": "DIB13", "DIB14MUX": "DIB14", "DIB15MUX": "DIB15", "DIB16MUX": "DIB16", "DIB17MUX": "DIB17", "DIB1MUX": "DIB1", "DIB2MUX": "DIB2", "DIB3MUX": "DIB3", "DIB4MUX": "DIB4", "DIB5MUX": "DIB5", "DIB6MUX": "DIB6", "DIB7MUX": "DIB7", "DIB8MUX": "DIB8", "DIB9MUX": "DIB9", "DOA0MUX": "DOA0", "DOA10MUX": "DOA10", "DOA11MUX": "DOA11", "DOA12MUX": "DOA12", "DOA13MUX": "DOA13", "DOA14MUX": "DOA14", "DOA15MUX": "DOA15", "DOA16MUX": "DOA16", "DOA17MUX": "DOA17", "DOA1MUX": "DOA1", "DOA2MUX": "DOA2", "DOA3MUX": "DOA3", "DOA4MUX": "DOA4", "DOA5MUX": "DOA5", "DOA6MUX": "DOA6", "DOA7MUX": "DOA7", "DOA8MUX": "DOA8", "DOA9MUX": "DOA9", "DOB0MUX": "DOB0", "DOB10MUX": "DOB10", "DOB11MUX": "DOB11", "DOB12MUX": "DOB12", "DOB13MUX": "DOB13", "DOB14MUX": "DOB14", "DOB15MUX": "DOB15", "DOB16MUX": "DOB16", "DOB17MUX": "DOB17", "DOB1MUX": "DOB1", "DOB2MUX": "DOB2", "DOB3MUX": "DOB3", "DOB4MUX": "DOB4", "DOB5MUX": "DOB5", "DOB6MUX": "DOB6", "DOB7MUX": "DOB7", "DOB8MUX": "DOB8", "DOB9MUX": "DOB9", "GSR": "ENABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "OCEAMUX": "OCEA", "OCEBMUX": "OCEB", "REGMODE_A": "NOREG", "REGMODE_B": "NOREG", "RESETMODE": "SYNC", "RSTAMUX": "RSTA", "RSTBMUX": "RSTB", "WEAMUX": "WEA", "WEBMUX": "WEB", "WID": "00000000000000000000000000000000", "WRITEMODE_A": "NORMAL", "WRITEMODE_B": "NORMAL" }, "ports": { "DIA17": { "direction": "input", "bits": [ 2 ] }, "DIA16": { "direction": "input", "bits": [ 3 ] }, "DIA15": { "direction": "input", "bits": [ 4 ] }, "DIA14": { "direction": "input", "bits": [ 5 ] }, "DIA13": { "direction": "input", "bits": [ 6 ] }, "DIA12": { "direction": "input", "bits": [ 7 ] }, "DIA11": { "direction": "input", "bits": [ 8 ] }, "DIA10": { "direction": "input", "bits": [ 9 ] }, "DIA9": { "direction": "input", "bits": [ 10 ] }, "DIA8": { "direction": "input", "bits": [ 11 ] }, "DIA7": { "direction": "input", "bits": [ 12 ] }, "DIA6": { "direction": "input", "bits": [ 13 ] }, "DIA5": { "direction": "input", "bits": [ 14 ] }, "DIA4": { "direction": "input", "bits": [ 15 ] }, "DIA3": { "direction": "input", "bits": [ 16 ] }, "DIA2": { "direction": "input", "bits": [ 17 ] }, "DIA1": { "direction": "input", "bits": [ 18 ] }, "DIA0": { "direction": "input", "bits": [ 19 ] }, "ADA13": { "direction": "input", "bits": [ 20 ] }, "ADA12": { "direction": "input", "bits": [ 21 ] }, "ADA11": { "direction": "input", "bits": [ 22 ] }, "ADA10": { "direction": "input", "bits": [ 23 ] }, "ADA9": { "direction": "input", "bits": [ 24 ] }, "ADA8": { "direction": "input", "bits": [ 25 ] }, "ADA7": { "direction": "input", "bits": [ 26 ] }, "ADA6": { "direction": "input", "bits": [ 27 ] }, "ADA5": { "direction": "input", "bits": [ 28 ] }, "ADA4": { "direction": "input", "bits": [ 29 ] }, "ADA3": { "direction": "input", "bits": [ 30 ] }, "ADA2": { "direction": "input", "bits": [ 31 ] }, "ADA1": { "direction": "input", "bits": [ 32 ] }, "ADA0": { "direction": "input", "bits": [ 33 ] }, "CEA": { "direction": "input", "bits": [ 34 ] }, "OCEA": { "direction": "input", "bits": [ 35 ] }, "CLKA": { "direction": "input", "bits": [ 36 ] }, "WEA": { "direction": "input", "bits": [ 37 ] }, "RSTA": { "direction": "input", "bits": [ 38 ] }, "CSA2": { "direction": "input", "bits": [ 39 ] }, "CSA1": { "direction": "input", "bits": [ 40 ] }, "CSA0": { "direction": "input", "bits": [ 41 ] }, "DOA17": { "direction": "output", "bits": [ 42 ] }, "DOA16": { "direction": "output", "bits": [ 43 ] }, "DOA15": { "direction": "output", "bits": [ 44 ] }, "DOA14": { "direction": "output", "bits": [ 45 ] }, "DOA13": { "direction": "output", "bits": [ 46 ] }, "DOA12": { "direction": "output", "bits": [ 47 ] }, "DOA11": { "direction": "output", "bits": [ 48 ] }, "DOA10": { "direction": "output", "bits": [ 49 ] }, "DOA9": { "direction": "output", "bits": [ 50 ] }, "DOA8": { "direction": "output", "bits": [ 51 ] }, "DOA7": { "direction": "output", "bits": [ 52 ] }, "DOA6": { "direction": "output", "bits": [ 53 ] }, "DOA5": { "direction": "output", "bits": [ 54 ] }, "DOA4": { "direction": "output", "bits": [ 55 ] }, "DOA3": { "direction": "output", "bits": [ 56 ] }, "DOA2": { "direction": "output", "bits": [ 57 ] }, "DOA1": { "direction": "output", "bits": [ 58 ] }, "DOA0": { "direction": "output", "bits": [ 59 ] }, "DIB17": { "direction": "input", "bits": [ 60 ] }, "DIB16": { "direction": "input", "bits": [ 61 ] }, "DIB15": { "direction": "input", "bits": [ 62 ] }, "DIB14": { "direction": "input", "bits": [ 63 ] }, "DIB13": { "direction": "input", "bits": [ 64 ] }, "DIB12": { "direction": "input", "bits": [ 65 ] }, "DIB11": { "direction": "input", "bits": [ 66 ] }, "DIB10": { "direction": "input", "bits": [ 67 ] }, "DIB9": { "direction": "input", "bits": [ 68 ] }, "DIB8": { "direction": "input", "bits": [ 69 ] }, "DIB7": { "direction": "input", "bits": [ 70 ] }, "DIB6": { "direction": "input", "bits": [ 71 ] }, "DIB5": { "direction": "input", "bits": [ 72 ] }, "DIB4": { "direction": "input", "bits": [ 73 ] }, "DIB3": { "direction": "input", "bits": [ 74 ] }, "DIB2": { "direction": "input", "bits": [ 75 ] }, "DIB1": { "direction": "input", "bits": [ 76 ] }, "DIB0": { "direction": "input", "bits": [ 77 ] }, "ADB13": { "direction": "input", "bits": [ 78 ] }, "ADB12": { "direction": "input", "bits": [ 79 ] }, "ADB11": { "direction": "input", "bits": [ 80 ] }, "ADB10": { "direction": "input", "bits": [ 81 ] }, "ADB9": { "direction": "input", "bits": [ 82 ] }, "ADB8": { "direction": "input", "bits": [ 83 ] }, "ADB7": { "direction": "input", "bits": [ 84 ] }, "ADB6": { "direction": "input", "bits": [ 85 ] }, "ADB5": { "direction": "input", "bits": [ 86 ] }, "ADB4": { "direction": "input", "bits": [ 87 ] }, "ADB3": { "direction": "input", "bits": [ 88 ] }, "ADB2": { "direction": "input", "bits": [ 89 ] }, "ADB1": { "direction": "input", "bits": [ 90 ] }, "ADB0": { "direction": "input", "bits": [ 91 ] }, "CEB": { "direction": "input", "bits": [ 92 ] }, "OCEB": { "direction": "input", "bits": [ 93 ] }, "CLKB": { "direction": "input", "bits": [ 94 ] }, "WEB": { "direction": "input", "bits": [ 95 ] }, "RSTB": { "direction": "input", "bits": [ 96 ] }, "CSB2": { "direction": "input", "bits": [ 97 ] }, "CSB1": { "direction": "input", "bits": [ 98 ] }, "CSB0": { "direction": "input", "bits": [ 99 ] }, "DOB17": { "direction": "output", "bits": [ 100 ] }, "DOB16": { "direction": "output", "bits": [ 101 ] }, "DOB15": { "direction": "output", "bits": [ 102 ] }, "DOB14": { "direction": "output", "bits": [ 103 ] }, "DOB13": { "direction": "output", "bits": [ 104 ] }, "DOB12": { "direction": "output", "bits": [ 105 ] }, "DOB11": { "direction": "output", "bits": [ 106 ] }, "DOB10": { "direction": "output", "bits": [ 107 ] }, "DOB9": { "direction": "output", "bits": [ 108 ] }, "DOB8": { "direction": "output", "bits": [ 109 ] }, "DOB7": { "direction": "output", "bits": [ 110 ] }, "DOB6": { "direction": "output", "bits": [ 111 ] }, "DOB5": { "direction": "output", "bits": [ 112 ] }, "DOB4": { "direction": "output", "bits": [ 113 ] }, "DOB3": { "direction": "output", "bits": [ 114 ] }, "DOB2": { "direction": "output", "bits": [ 115 ] }, "DOB1": { "direction": "output", "bits": [ 116 ] }, "DOB0": { "direction": "output", "bits": [ 117 ] } }, "cells": { }, "netnames": { "ADA0": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.91-558.95" } }, "ADA1": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.85-558.89" } }, "ADA10": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.30-558.35" } }, "ADA11": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.23-558.28" } }, "ADA12": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.16-558.21" } }, "ADA13": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.9-558.14" } }, "ADA2": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.79-558.83" } }, "ADA3": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.73-558.77" } }, "ADA4": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.67-558.71" } }, "ADA5": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.61-558.65" } }, "ADA6": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.55-558.59" } }, "ADA7": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.49-558.53" } }, "ADA8": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.43-558.47" } }, "ADA9": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:558.37-558.41" } }, "ADB0": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.91-564.95" } }, "ADB1": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.85-564.89" } }, "ADB10": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.30-564.35" } }, "ADB11": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.23-564.28" } }, "ADB12": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.16-564.21" } }, "ADB13": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.9-564.14" } }, "ADB2": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.79-564.83" } }, "ADB3": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.73-564.77" } }, "ADB4": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.67-564.71" } }, "ADB5": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.61-564.65" } }, "ADB6": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.55-564.59" } }, "ADB7": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.49-564.53" } }, "ADB8": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.43-564.47" } }, "ADB9": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:564.37-564.41" } }, "CEA": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:559.9-559.12" } }, "CEB": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:565.9-565.12" } }, "CLKA": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:559.20-559.24" } }, "CLKB": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:565.20-565.24" } }, "CSA0": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:560.21-560.25" } }, "CSA1": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:560.15-560.19" } }, "CSA2": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:560.9-560.13" } }, "CSB0": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:566.21-566.25" } }, "CSB1": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:566.15-566.19" } }, "CSB2": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:566.9-566.13" } }, "DIA0": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.119-557.123" } }, "DIA1": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.113-557.117" } }, "DIA10": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.58-557.63" } }, "DIA11": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.51-557.56" } }, "DIA12": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.44-557.49" } }, "DIA13": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.37-557.42" } }, "DIA14": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.30-557.35" } }, "DIA15": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.23-557.28" } }, "DIA16": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.16-557.21" } }, "DIA17": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.9-557.14" } }, "DIA2": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.107-557.111" } }, "DIA3": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.101-557.105" } }, "DIA4": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.95-557.99" } }, "DIA5": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.89-557.93" } }, "DIA6": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.83-557.87" } }, "DIA7": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.77-557.81" } }, "DIA8": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.71-557.75" } }, "DIA9": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:557.65-557.69" } }, "DIB0": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.119-563.123" } }, "DIB1": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.113-563.117" } }, "DIB10": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.58-563.63" } }, "DIB11": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.51-563.56" } }, "DIB12": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.44-563.49" } }, "DIB13": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.37-563.42" } }, "DIB14": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.30-563.35" } }, "DIB15": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.23-563.28" } }, "DIB16": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.16-563.21" } }, "DIB17": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.9-563.14" } }, "DIB2": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.107-563.111" } }, "DIB3": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.101-563.105" } }, "DIB4": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.95-563.99" } }, "DIB5": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.89-563.93" } }, "DIB6": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.83-563.87" } }, "DIB7": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.77-563.81" } }, "DIB8": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.71-563.75" } }, "DIB9": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:563.65-563.69" } }, "DOA0": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.120-561.124" } }, "DOA1": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.114-561.118" } }, "DOA10": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.59-561.64" } }, "DOA11": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.52-561.57" } }, "DOA12": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.45-561.50" } }, "DOA13": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.38-561.43" } }, "DOA14": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.31-561.36" } }, "DOA15": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.24-561.29" } }, "DOA16": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.17-561.22" } }, "DOA17": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.10-561.15" } }, "DOA2": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.108-561.112" } }, "DOA3": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.102-561.106" } }, "DOA4": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.96-561.100" } }, "DOA5": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.90-561.94" } }, "DOA6": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.84-561.88" } }, "DOA7": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.78-561.82" } }, "DOA8": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.72-561.76" } }, "DOA9": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:561.66-561.70" } }, "DOB0": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.120-567.124" } }, "DOB1": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.114-567.118" } }, "DOB10": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.59-567.64" } }, "DOB11": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.52-567.57" } }, "DOB12": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.45-567.50" } }, "DOB13": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.38-567.43" } }, "DOB14": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.31-567.36" } }, "DOB15": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.24-567.29" } }, "DOB16": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.17-567.22" } }, "DOB17": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.10-567.15" } }, "DOB2": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.108-567.112" } }, "DOB3": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.102-567.106" } }, "DOB4": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.96-567.100" } }, "DOB5": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.90-567.94" } }, "DOB6": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.84-567.88" } }, "DOB7": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.78-567.82" } }, "DOB8": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.72-567.76" } }, "DOB9": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:567.66-567.70" } }, "OCEA": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:559.14-559.18" } }, "OCEB": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:565.14-565.18" } }, "RSTA": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:559.31-559.35" } }, "RSTB": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:565.31-565.35" } }, "WEA": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:559.26-559.29" } }, "WEB": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:565.26-565.29" } } } }, "DPR16X4C": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:229.1-284.10" }, "parameter_default_values": { "INITVAL": "0x0000000000000000 " }, "ports": { "DI": { "direction": "input", "bits": [ 2, 3, 4, 5 ] }, "WCK": { "direction": "input", "bits": [ 6 ] }, "WRE": { "direction": "input", "bits": [ 7 ] }, "RAD": { "direction": "input", "bits": [ 8, 9, 10, 11 ] }, "WAD": { "direction": "input", "bits": [ 12, 13, 14, 15 ] }, "DO": { "direction": "output", "bits": [ 16, 17, 18, 19 ] } }, "cells": { }, "netnames": { "DI": { "hide_name": 0, "bits": [ 2, 3, 4, 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:230.15-230.17" } }, "DO": { "hide_name": 0, "bits": [ 16, 17, 18, 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:234.16-234.18" } }, "RAD": { "hide_name": 0, "bits": [ 8, 9, 10, 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:232.15-232.18" } }, "WAD": { "hide_name": 0, "bits": [ 12, 13, 14, 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:233.15-233.18" } }, "WCK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:231.9-231.12" } }, "WRE": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:231.14-231.17" } } } }, "DQSBUFM": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:294.1-309.10" }, "parameter_default_values": { "DQS_LI_DEL_ADJ": "FACTORYONLY", "DQS_LI_DEL_VAL": "00000000000000000000000000000000", "DQS_LO_DEL_ADJ": "FACTORYONLY", "DQS_LO_DEL_VAL": "00000000000000000000000000000000", "GSR": "ENABLED" }, "ports": { "DQSI": { "direction": "input", "bits": [ 2 ] }, "READ1": { "direction": "input", "bits": [ 3 ] }, "READ0": { "direction": "input", "bits": [ 4 ] }, "READCLKSEL2": { "direction": "input", "bits": [ 5 ] }, "READCLKSEL1": { "direction": "input", "bits": [ 6 ] }, "READCLKSEL0": { "direction": "input", "bits": [ 7 ] }, "DDRDEL": { "direction": "input", "bits": [ 8 ] }, "ECLK": { "direction": "input", "bits": [ 9 ] }, "SCLK": { "direction": "input", "bits": [ 10 ] }, "DYNDELAY7": { "direction": "input", "bits": [ 11 ] }, "DYNDELAY6": { "direction": "input", "bits": [ 12 ] }, "DYNDELAY5": { "direction": "input", "bits": [ 13 ] }, "DYNDELAY4": { "direction": "input", "bits": [ 14 ] }, "DYNDELAY3": { "direction": "input", "bits": [ 15 ] }, "DYNDELAY2": { "direction": "input", "bits": [ 16 ] }, "DYNDELAY1": { "direction": "input", "bits": [ 17 ] }, "DYNDELAY0": { "direction": "input", "bits": [ 18 ] }, "RST": { "direction": "input", "bits": [ 19 ] }, "RDLOADN": { "direction": "input", "bits": [ 20 ] }, "RDMOVE": { "direction": "input", "bits": [ 21 ] }, "RDDIRECTION": { "direction": "input", "bits": [ 22 ] }, "WRLOADN": { "direction": "input", "bits": [ 23 ] }, "WRMOVE": { "direction": "input", "bits": [ 24 ] }, "WRDIRECTION": { "direction": "input", "bits": [ 25 ] }, "PAUSE": { "direction": "input", "bits": [ 26 ] }, "DQSR90": { "direction": "output", "bits": [ 27 ] }, "DQSW": { "direction": "output", "bits": [ 28 ] }, "DQSW270": { "direction": "output", "bits": [ 29 ] }, "RDPNTR2": { "direction": "output", "bits": [ 30 ] }, "RDPNTR1": { "direction": "output", "bits": [ 31 ] }, "RDPNTR0": { "direction": "output", "bits": [ 32 ] }, "WRPNTR2": { "direction": "output", "bits": [ 33 ] }, "WRPNTR1": { "direction": "output", "bits": [ 34 ] }, "WRPNTR0": { "direction": "output", "bits": [ 35 ] }, "DATAVALID": { "direction": "output", "bits": [ 36 ] }, "BURSTDET": { "direction": "output", "bits": [ 37 ] }, "RDCFLAG": { "direction": "output", "bits": [ 38 ] }, "WRCFLAG": { "direction": "output", "bits": [ 39 ] } }, "cells": { }, "netnames": { "BURSTDET": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:302.20-302.28" } }, "DATAVALID": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:302.9-302.18" } }, "DDRDEL": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:295.67-295.73" } }, "DQSI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:295.8-295.12" } }, "DQSR90": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:300.9-300.15" } }, "DQSW": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:300.17-300.21" } }, "DQSW270": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:300.23-300.30" } }, "DYNDELAY0": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:298.41-298.50" } }, "DYNDELAY1": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:298.30-298.39" } }, "DYNDELAY2": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:298.19-298.28" } }, "DYNDELAY3": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:298.8-298.17" } }, "DYNDELAY4": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:297.41-297.50" } }, "DYNDELAY5": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:297.30-297.39" } }, "DYNDELAY6": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:297.19-297.28" } }, "DYNDELAY7": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:297.8-297.17" } }, "ECLK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:296.8-296.12" } }, "PAUSE": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.73-299.78" } }, "RDCFLAG": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:302.30-302.37" } }, "RDDIRECTION": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.30-299.41" } }, "RDLOADN": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.13-299.20" } }, "RDMOVE": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.22-299.28" } }, "RDPNTR0": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:301.27-301.34" } }, "RDPNTR1": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:301.18-301.25" } }, "RDPNTR2": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:301.9-301.16" } }, "READ0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:295.21-295.26" } }, "READ1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:295.14-295.19" } }, "READCLKSEL0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:295.54-295.65" } }, "READCLKSEL1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:295.41-295.52" } }, "READCLKSEL2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:295.28-295.39" } }, "RST": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.8-299.11" } }, "SCLK": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:296.14-296.18" } }, "WRCFLAG": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:302.39-302.46" } }, "WRDIRECTION": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.60-299.71" } }, "WRLOADN": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.43-299.50" } }, "WRMOVE": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:299.52-299.58" } }, "WRPNTR0": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:301.54-301.61" } }, "WRPNTR1": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:301.45-301.52" } }, "WRPNTR2": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:301.36-301.43" } } } }, "DTR": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:146.1-150.10" }, "ports": { "STARTPULSE": { "direction": "input", "bits": [ 2 ] }, "DTROUT7": { "direction": "output", "bits": [ 3 ] }, "DTROUT6": { "direction": "output", "bits": [ 4 ] }, "DTROUT5": { "direction": "output", "bits": [ 5 ] }, "DTROUT4": { "direction": "output", "bits": [ 6 ] }, "DTROUT3": { "direction": "output", "bits": [ 7 ] }, "DTROUT2": { "direction": "output", "bits": [ 8 ] }, "DTROUT1": { "direction": "output", "bits": [ 9 ] }, "DTROUT0": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "DTROUT0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:148.72-148.79" } }, "DTROUT1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:148.63-148.70" } }, "DTROUT2": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:148.54-148.61" } }, "DTROUT3": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:148.45-148.52" } }, "DTROUT4": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:148.36-148.43" } }, "DTROUT5": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:148.27-148.34" } }, "DTROUT6": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:148.18-148.25" } }, "DTROUT7": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:148.9-148.16" } }, "STARTPULSE": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:147.8-147.18" } } } }, "ECLKBRIDGECS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:337.1-341.10" }, "ports": { "CLK0": { "direction": "input", "bits": [ 2 ] }, "CLK1": { "direction": "input", "bits": [ 3 ] }, "SEL": { "direction": "input", "bits": [ 4 ] }, "ECSOUT": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CLK0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:338.8-338.12" } }, "CLK1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:338.14-338.18" } }, "ECSOUT": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:339.9-339.15" } }, "SEL": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:338.20-338.23" } } } }, "ECLKSYNCB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:330.1-334.10" }, "ports": { "ECLKI": { "direction": "input", "bits": [ 2 ] }, "STOP": { "direction": "input", "bits": [ 3 ] }, "ECLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "ECLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:331.8-331.13" } }, "ECLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:332.9-332.14" } }, "STOP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:331.15-331.19" } } } }, "EHXPLLL": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:98.1-143.10" }, "parameter_default_values": { "CLKFB_DIV": "00000000000000000000000000000001", "CLKI_DIV": "00000000000000000000000000000001", "CLKOP_CPHASE": "00000000000000000000000000000000", "CLKOP_DIV": "00000000000000000000000000001000", "CLKOP_ENABLE": "ENABLED", "CLKOP_FPHASE": "00000000000000000000000000000000", "CLKOP_TRIM_DELAY": "00000000000000000000000000000000", "CLKOP_TRIM_POL": "RISING", "CLKOS2_CPHASE": "00000000000000000000000000000000", "CLKOS2_DIV": "00000000000000000000000000001000", "CLKOS2_ENABLE": "DISABLED", "CLKOS2_FPHASE": "00000000000000000000000000000000", "CLKOS3_CPHASE": "00000000000000000000000000000000", "CLKOS3_DIV": "00000000000000000000000000001000", "CLKOS3_ENABLE": "DISABLED", "CLKOS3_FPHASE": "00000000000000000000000000000000", "CLKOS_CPHASE": "00000000000000000000000000000000", "CLKOS_DIV": "00000000000000000000000000001000", "CLKOS_ENABLE": "DISABLED", "CLKOS_FPHASE": "00000000000000000000000000000000", "CLKOS_TRIM_DELAY": "00000000000000000000000000000000", "CLKOS_TRIM_POL": "RISING", "DPHASE_SOURCE": "DISABLED", "FEEDBK_PATH": "CLKOP", "INTFB_WAKE": "DISABLED", "INT_LOCK_STICKY": "ENABLED", "OUTDIVIDER_MUXA": "DIVA", "OUTDIVIDER_MUXB": "DIVB", "OUTDIVIDER_MUXC": "DIVC", "OUTDIVIDER_MUXD": "DIVD", "PLLRST_ENA": "DISABLED", "PLL_LOCK_DELAY": "00000000000000000000000011001000", "PLL_LOCK_MODE": "00000000000000000000000000000000", "REFIN_RESET": "DISABLED", "STDBY_ENABLE": "DISABLED", "SYNC_ENABLE": "DISABLED" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "CLKFB": { "direction": "input", "bits": [ 3 ] }, "PHASESEL1": { "direction": "input", "bits": [ 4 ] }, "PHASESEL0": { "direction": "input", "bits": [ 5 ] }, "PHASEDIR": { "direction": "input", "bits": [ 6 ] }, "PHASESTEP": { "direction": "input", "bits": [ 7 ] }, "PHASELOADREG": { "direction": "input", "bits": [ 8 ] }, "STDBY": { "direction": "input", "bits": [ 9 ] }, "PLLWAKESYNC": { "direction": "input", "bits": [ 10 ] }, "RST": { "direction": "input", "bits": [ 11 ] }, "ENCLKOP": { "direction": "input", "bits": [ 12 ] }, "ENCLKOS": { "direction": "input", "bits": [ 13 ] }, "ENCLKOS2": { "direction": "input", "bits": [ 14 ] }, "ENCLKOS3": { "direction": "input", "bits": [ 15 ] }, "CLKOP": { "direction": "output", "bits": [ 16 ] }, "CLKOS": { "direction": "output", "bits": [ 17 ] }, "CLKOS2": { "direction": "output", "bits": [ 18 ] }, "CLKOS3": { "direction": "output", "bits": [ 19 ] }, "LOCK": { "direction": "output", "bits": [ 20 ] }, "INTLOCK": { "direction": "output", "bits": [ 21 ] }, "REFCLK": { "direction": "output", "bits": [ 22 ] }, "CLKINTFB": { "direction": "output", "bits": [ 23 ] } }, "cells": { }, "netnames": { "CLKFB": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:99.14-99.19" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:99.8-99.12" } }, "CLKINTFB": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:105.17-105.25" } }, "CLKOP": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:103.9-103.14" } }, "CLKOS": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:103.16-103.21" } }, "CLKOS2": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:103.23-103.29" } }, "CLKOS3": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:103.31-103.37" } }, "ENCLKOP": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:102.13-102.20" } }, "ENCLKOS": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:102.22-102.29" } }, "ENCLKOS2": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:102.31-102.39" } }, "ENCLKOS3": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:102.41-102.49" } }, "INTLOCK": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:104.15-104.22" } }, "LOCK": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:104.9-104.13" } }, "PHASEDIR": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:100.30-100.38" } }, "PHASELOADREG": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:100.51-100.63" } }, "PHASESEL0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:100.19-100.28" } }, "PHASESEL1": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:100.8-100.17" } }, "PHASESTEP": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:100.40-100.49" } }, "PLLWAKESYNC": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:101.15-101.26" } }, "REFCLK": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:105.9-105.15" } }, "RST": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:102.8-102.11" } }, "STDBY": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:101.8-101.13" } } } }, "EXTREFB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:658.1-665.10" }, "parameter_default_values": { "REFCK_DCBIAS_EN": "0b0", "REFCK_PWDNB": "0b0", "REFCK_RTERM": "0b0" }, "ports": { "REFCLKP": { "direction": "input", "bits": [ 2 ] }, "REFCLKN": { "direction": "input", "bits": [ 3 ] }, "REFCLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "REFCLKN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:659.18-659.25" } }, "REFCLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:660.9-660.16" } }, "REFCLKP": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:659.9-659.16" } } } }, "FD1P3AX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.1-2.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SP": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.33-2.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.26-2.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.44-2.45" } }, "SP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:2.29-2.31" } } } }, "FD1P3AY": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.1-3.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SP": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.33-3.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.26-3.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.44-3.45" } }, "SP": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:3.29-3.31" } } } }, "FD1P3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.1-4.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.33-4.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.26-4.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.22-4.24" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.44-4.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:4.29-4.31" } } } }, "FD1P3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.1-5.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.22-5.24" } }, "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.33-5.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.26-5.27" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.44-5.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:5.29-5.31" } } } }, "FD1P3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.1-6.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.22-6.24" } }, "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.33-6.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.26-6.27" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.44-6.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:6.29-6.31" } } } }, "FD1P3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.1-7.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "CK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.33-7.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.26-7.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.22-7.24" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.44-7.45" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:7.29-7.31" } } } }, "FD1S3AX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:8.1-8.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "CK": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:8.33-8.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:8.26-8.27" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:8.44-8.45" } } } }, "FD1S3AY": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:9.1-9.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "CK": { "direction": "input", "bits": [ 3 ] }, "Q": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:9.33-9.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:9.26-9.27" } }, "Q": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:9.44-9.45" } } } }, "FD1S3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.1-10.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.33-10.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.26-10.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.22-10.24" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:10.44-10.45" } } } }, "FD1S3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.1-11.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.22-11.24" } }, "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.33-11.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.26-11.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:11.44-11.45" } } } }, "FD1S3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.1-12.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.22-12.24" } }, "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.33-12.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.26-12.27" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:12.44-12.45" } } } }, "FD1S3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.1-13.261" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "CK": { "direction": "input", "bits": [ 4 ] }, "Q": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "CK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.33-13.35" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.26-13.27" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.22-13.24" } }, "Q": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:13.44-13.45" } } } }, "GSR": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:684.1-687.10" }, "ports": { "GSR": { "direction": "input", "bits": [ 2 ] } }, "cells": { }, "netnames": { "GSR": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:685.8-685.11" } } } }, "IB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:2.1-2.132" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:2.20-2.21" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:2.34-2.35" } } } }, "IBPD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:4.1-4.132" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:4.20-4.21" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:4.34-4.35" } } } }, "IBPU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:3.1-3.132" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:3.20-3.21" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:3.34-3.35" } } } }, "IDDR71B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:211.1-216.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SCLK": { "direction": "input", "bits": [ 3 ] }, "ECLK": { "direction": "input", "bits": [ 4 ] }, "RST": { "direction": "input", "bits": [ 5 ] }, "ALIGNWD": { "direction": "input", "bits": [ 6 ] }, "Q0": { "direction": "output", "bits": [ 7 ] }, "Q1": { "direction": "output", "bits": [ 8 ] }, "Q2": { "direction": "output", "bits": [ 9 ] }, "Q3": { "direction": "output", "bits": [ 10 ] }, "Q4": { "direction": "output", "bits": [ 11 ] }, "Q5": { "direction": "output", "bits": [ 12 ] }, "Q6": { "direction": "output", "bits": [ 13 ] } }, "cells": { }, "netnames": { "ALIGNWD": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:212.28-212.35" } }, "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:212.8-212.9" } }, "ECLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:212.17-212.21" } }, "Q0": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:213.9-213.11" } }, "Q1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:213.13-213.15" } }, "Q2": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:213.17-213.19" } }, "Q3": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:213.21-213.23" } }, "Q4": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:213.25-213.27" } }, "Q5": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:213.29-213.31" } }, "Q6": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:213.33-213.35" } }, "RST": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:212.23-212.26" } }, "SCLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:212.11-212.15" } } } }, "IDDRX1F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:195.1-200.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SCLK": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "Q0": { "direction": "output", "bits": [ 5 ] }, "Q1": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:196.8-196.9" } }, "Q0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:197.9-197.11" } }, "Q1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:197.13-197.15" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:196.17-196.20" } }, "SCLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:196.11-196.15" } } } }, "IDDRX2DQA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:219.1-225.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "DQSR90": { "direction": "input", "bits": [ 3 ] }, "ECLK": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "RST": { "direction": "input", "bits": [ 6 ] }, "RDPNTR2": { "direction": "input", "bits": [ 7 ] }, "RDPNTR1": { "direction": "input", "bits": [ 8 ] }, "RDPNTR0": { "direction": "input", "bits": [ 9 ] }, "WRPNTR2": { "direction": "input", "bits": [ 10 ] }, "WRPNTR1": { "direction": "input", "bits": [ 11 ] }, "WRPNTR0": { "direction": "input", "bits": [ 12 ] }, "Q0": { "direction": "output", "bits": [ 13 ] }, "Q1": { "direction": "output", "bits": [ 14 ] }, "Q2": { "direction": "output", "bits": [ 15 ] }, "Q3": { "direction": "output", "bits": [ 16 ] }, "QWL": { "direction": "output", "bits": [ 17 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:220.8-220.9" } }, "DQSR90": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:220.11-220.17" } }, "ECLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:220.19-220.23" } }, "Q0": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:222.9-222.11" } }, "Q1": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:222.13-222.15" } }, "Q2": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:222.17-222.19" } }, "Q3": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:222.21-222.23" } }, "QWL": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:222.25-222.28" } }, "RDPNTR0": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:221.26-221.33" } }, "RDPNTR1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:221.17-221.24" } }, "RDPNTR2": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:221.8-221.15" } }, "RST": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:220.31-220.34" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:220.25-220.29" } }, "WRPNTR0": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:221.53-221.60" } }, "WRPNTR1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:221.44-221.51" } }, "WRPNTR2": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:221.35-221.42" } } } }, "IDDRX2F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:203.1-208.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D": { "direction": "input", "bits": [ 2 ] }, "SCLK": { "direction": "input", "bits": [ 3 ] }, "ECLK": { "direction": "input", "bits": [ 4 ] }, "RST": { "direction": "input", "bits": [ 5 ] }, "Q0": { "direction": "output", "bits": [ 6 ] }, "Q1": { "direction": "output", "bits": [ 7 ] }, "Q2": { "direction": "output", "bits": [ 8 ] }, "Q3": { "direction": "output", "bits": [ 9 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:204.8-204.9" } }, "ECLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:204.17-204.21" } }, "Q0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:205.9-205.11" } }, "Q1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:205.13-205.15" } }, "Q2": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:205.17-205.19" } }, "Q3": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:205.21-205.23" } }, "RST": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:204.23-204.26" } }, "SCLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:204.11-204.15" } } } }, "IFS1P3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.1-26.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.27-26.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.23-26.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.47-26.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.34-26.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:26.30-26.32" } } } }, "IFS1P3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.1-27.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.23-27.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.27-27.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.47-27.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.34-27.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:27.30-27.32" } } } }, "IFS1P3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.1-28.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.23-28.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.27-28.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.47-28.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.34-28.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:28.30-28.32" } } } }, "IFS1P3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.1-29.301" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.27-29.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.23-29.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.47-29.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.34-29.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:29.30-29.32" } } } }, "ILVDS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:13.1-13.114" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "AN": { "direction": "input", "bits": [ 3 ] }, "Z": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:13.20-13.21" } }, "AN": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:13.23-13.25" } }, "Z": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:13.34-13.35" } } } }, "INV": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:376.1-378.10" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "Z": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:376.18-376.19" } }, "Z": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:376.28-376.29" } } } }, "JTAGG": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:167.1-174.10" }, "parameter_default_values": { "ER1": "ENABLED", "ER2": "ENABLED" }, "ports": { "TCK": { "direction": "input", "bits": [ 2 ] }, "TMS": { "direction": "input", "bits": [ 3 ] }, "TDI": { "direction": "input", "bits": [ 4 ] }, "JTDO2": { "direction": "input", "bits": [ 5 ] }, "JTDO1": { "direction": "input", "bits": [ 6 ] }, "TDO": { "direction": "output", "bits": [ 7 ] }, "JTDI": { "direction": "output", "bits": [ 8 ] }, "JTCK": { "direction": "output", "bits": [ 9 ] }, "JRTI2": { "direction": "output", "bits": [ 10 ] }, "JRTI1": { "direction": "output", "bits": [ 11 ] }, "JSHIFT": { "direction": "output", "bits": [ 12 ] }, "JUPDATE": { "direction": "output", "bits": [ 13 ] }, "JRSTN": { "direction": "output", "bits": [ 14 ] }, "JCE2": { "direction": "output", "bits": [ 15 ] }, "JCE1": { "direction": "output", "bits": [ 16 ] } }, "cells": { }, "netnames": { "JCE1": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.39-170.43" } }, "JCE2": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.33-170.37" } }, "JRSTN": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.26-170.31" } }, "JRTI1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:169.33-169.38" } }, "JRTI2": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:169.26-169.31" } }, "JSHIFT": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.9-170.15" } }, "JTCK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:169.20-169.24" } }, "JTDI": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:169.14-169.18" } }, "JTDO1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:168.30-168.35" } }, "JTDO2": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:168.23-168.28" } }, "JUPDATE": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:170.17-170.24" } }, "TCK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:168.8-168.11" } }, "TDI": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:168.18-168.21" } }, "TDO": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:169.9-169.12" } }, "TMS": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:168.13-168.16" } } } }, "L6MUX21": { "attributes": { "whitebox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.1-72.10" }, "ports": { "D0": { "direction": "input", "bits": [ 2 ] }, "D1": { "direction": "input", "bits": [ 3 ] }, "SD": { "direction": "input", "bits": [ 4 ] }, "Z": { "direction": "output", "bits": [ 5 ] } }, "cells": { "$specify$920": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010001100", "T_FALL_MIN": "00000000000000000000000010001100", "T_FALL_TYP": "00000000000000000000000010001100", "T_RISE_MAX": "00000000000000000000000010001100", "T_RISE_MIN": "00000000000000000000000010001100", "T_RISE_TYP": "00000000000000000000000010001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 5 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$921": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010001101", "T_FALL_MIN": "00000000000000000000000010001101", "T_FALL_TYP": "00000000000000000000000010001101", "T_RISE_MAX": "00000000000000000000000010001101", "T_RISE_MIN": "00000000000000000000000010001101", "T_RISE_TYP": "00000000000000000000000010001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 5 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$922": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010100", "T_FALL_MIN": "00000000000000000000000010010100", "T_FALL_TYP": "00000000000000000000000010010100", "T_RISE_MAX": "00000000000000000000000010010100", "T_RISE_MIN": "00000000000000000000000010010100", "T_RISE_TYP": "00000000000000000000000010010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 5 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:66$953": { "hide_name": 1, "type": "$mux", "parameters": { "WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:66" }, "port_directions": { "A": "input", "B": "input", "S": "input", "Y": "output" }, "connections": { "A": [ 2 ], "B": [ 3 ], "S": [ 4 ], "Y": [ 5 ] } } }, "netnames": { "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:66$953_Y": { "hide_name": 1, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:66" } }, "D0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.23-65.25" } }, "D1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.27-65.29" } }, "SD": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.31-65.33" } }, "Z": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:65.42-65.43" } } } }, "LUT2": { "attributes": { "whitebox": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:289.1-293.10" }, "parameter_default_values": { "INIT": "0000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "B": { "direction": "input", "bits": [ 3 ] }, "Z": { "direction": "output", "bits": [ 4 ] } }, "cells": { "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:291$1063": { "hide_name": 1, "type": "$mux", "parameters": { "WIDTH": "00000000000000000000000000000010" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:291" }, "port_directions": { "A": "input", "B": "input", "S": "input", "Y": "output" }, "connections": { "A": [ "0", "0" ], "B": [ "0", "0" ], "S": [ 3 ], "Y": [ 5, 6 ] } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:292$1064": { "hide_name": 1, "type": "$mux", "parameters": { "WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:292" }, "port_directions": { "A": "input", "B": "input", "S": "input", "Y": "output" }, "connections": { "A": [ 5 ], "B": [ 6 ], "S": [ 2 ], "Y": [ 4 ] } } }, "netnames": { "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:291$1063_Y": { "hide_name": 1, "bits": [ 5, 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:291" } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:292$1064_Y": { "hide_name": 1, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:292" } }, "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:289.19-289.20" } }, "B": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:289.22-289.23" } }, "Z": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:289.32-289.33" } }, "s1": { "hide_name": 0, "bits": [ 5, 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:291.16-291.18" } } } }, "LUT4": { "attributes": { "abc9_lut": "00000000000000000000000000000001", "whitebox": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.1-16.10" }, "parameter_default_values": { "INIT": "0000000000000000" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "B": { "direction": "input", "bits": [ 3 ] }, "C": { "direction": "input", "bits": [ 4 ] }, "D": { "direction": "input", "bits": [ 5 ] }, "Z": { "direction": "output", "bits": [ 6 ] } }, "cells": { "$specify$898": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010001101", "T_FALL_MIN": "00000000000000000000000010001101", "T_FALL_TYP": "00000000000000000000000010001101", "T_RISE_MAX": "00000000000000000000000010001101", "T_RISE_MIN": "00000000000000000000000010001101", "T_RISE_TYP": "00000000000000000000000010001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 6 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$899": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000100010011", "T_FALL_MIN": "00000000000000000000000100010011", "T_FALL_TYP": "00000000000000000000000100010011", "T_RISE_MAX": "00000000000000000000000100010011", "T_RISE_MIN": "00000000000000000000000100010011", "T_RISE_TYP": "00000000000000000000000100010011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 6 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$900": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101111011", "T_FALL_MIN": "00000000000000000000000101111011", "T_FALL_TYP": "00000000000000000000000101111011", "T_RISE_MAX": "00000000000000000000000101111011", "T_RISE_MIN": "00000000000000000000000101111011", "T_RISE_TYP": "00000000000000000000000101111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 6 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$specify$901": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000101111011", "T_FALL_MIN": "00000000000000000000000101111011", "T_FALL_TYP": "00000000000000000000000101111011", "T_RISE_MAX": "00000000000000000000000101111011", "T_RISE_MIN": "00000000000000000000000101111011", "T_RISE_TYP": "00000000000000000000000101111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 6 ], "EN": [ "1" ], "SRC": [ 5 ] } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:6$949": { "hide_name": 1, "type": "$mux", "parameters": { "WIDTH": "00000000000000000000000000001000" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:6" }, "port_directions": { "A": "input", "B": "input", "S": "input", "Y": "output" }, "connections": { "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "S": [ 5 ], "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ] } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:7$950": { "hide_name": 1, "type": "$mux", "parameters": { "WIDTH": "00000000000000000000000000000100" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:7" }, "port_directions": { "A": "input", "B": "input", "S": "input", "Y": "output" }, "connections": { "A": [ 7, 8, 9, 10 ], "B": [ 11, 12, 13, 14 ], "S": [ 4 ], "Y": [ 15, 16, 17, 18 ] } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:8$951": { "hide_name": 1, "type": "$mux", "parameters": { "WIDTH": "00000000000000000000000000000010" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:8" }, "port_directions": { "A": "input", "B": "input", "S": "input", "Y": "output" }, "connections": { "A": [ 15, 16 ], "B": [ 17, 18 ], "S": [ 3 ], "Y": [ 19, 20 ] } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:9$952": { "hide_name": 1, "type": "$mux", "parameters": { "WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:9" }, "port_directions": { "A": "input", "B": "input", "S": "input", "Y": "output" }, "connections": { "A": [ 19 ], "B": [ 20 ], "S": [ 2 ], "Y": [ 6 ] } } }, "netnames": { "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:6$949_Y": { "hide_name": 1, "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:6" } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:7$950_Y": { "hide_name": 1, "bits": [ 15, 16, 17, 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:7" } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:8$951_Y": { "hide_name": 1, "bits": [ 19, 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:8" } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:9$952_Y": { "hide_name": 1, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:9" } }, "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.19-4.20" } }, "B": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.22-4.23" } }, "C": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.25-4.26" } }, "D": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.28-4.29" } }, "Z": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:4.38-4.39" } }, "s1": { "hide_name": 0, "bits": [ 19, 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:8.16-8.18" } }, "s2": { "hide_name": 0, "bits": [ 15, 16, 17, 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:7.16-7.18" } }, "s3": { "hide_name": 0, "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:6.16-6.18" } } } }, "MULT18X18D": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:5.1-41.10" }, "parameter_default_values": { "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100", "REG_INPUTA_CE": "CE0", "REG_INPUTA_CLK": "NONE", "REG_INPUTA_RST": "RST0", "REG_INPUTB_CE": "CE0", "REG_INPUTB_CLK": "NONE", "REG_INPUTB_RST": "RST0", "REG_INPUTC_CLK": "NONE", "REG_OUTPUT_CLK": "NONE", "REG_PIPELINE_CE": "CE0", "REG_PIPELINE_CLK": "NONE", "REG_PIPELINE_RST": "RST0", "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011", "SOURCEB_MODE": "00000000000000000000000000000000000000000000000000000000000000000000000001000010010111110101001101001000010010010100011001010100" }, "ports": { "A0": { "direction": "input", "bits": [ 2 ] }, "A1": { "direction": "input", "bits": [ 3 ] }, "A2": { "direction": "input", "bits": [ 4 ] }, "A3": { "direction": "input", "bits": [ 5 ] }, "A4": { "direction": "input", "bits": [ 6 ] }, "A5": { "direction": "input", "bits": [ 7 ] }, "A6": { "direction": "input", "bits": [ 8 ] }, "A7": { "direction": "input", "bits": [ 9 ] }, "A8": { "direction": "input", "bits": [ 10 ] }, "A9": { "direction": "input", "bits": [ 11 ] }, "A10": { "direction": "input", "bits": [ 12 ] }, "A11": { "direction": "input", "bits": [ 13 ] }, "A12": { "direction": "input", "bits": [ 14 ] }, "A13": { "direction": "input", "bits": [ 15 ] }, "A14": { "direction": "input", "bits": [ 16 ] }, "A15": { "direction": "input", "bits": [ 17 ] }, "A16": { "direction": "input", "bits": [ 18 ] }, "A17": { "direction": "input", "bits": [ 19 ] }, "B0": { "direction": "input", "bits": [ 20 ] }, "B1": { "direction": "input", "bits": [ 21 ] }, "B2": { "direction": "input", "bits": [ 22 ] }, "B3": { "direction": "input", "bits": [ 23 ] }, "B4": { "direction": "input", "bits": [ 24 ] }, "B5": { "direction": "input", "bits": [ 25 ] }, "B6": { "direction": "input", "bits": [ 26 ] }, "B7": { "direction": "input", "bits": [ 27 ] }, "B8": { "direction": "input", "bits": [ 28 ] }, "B9": { "direction": "input", "bits": [ 29 ] }, "B10": { "direction": "input", "bits": [ 30 ] }, "B11": { "direction": "input", "bits": [ 31 ] }, "B12": { "direction": "input", "bits": [ 32 ] }, "B13": { "direction": "input", "bits": [ 33 ] }, "B14": { "direction": "input", "bits": [ 34 ] }, "B15": { "direction": "input", "bits": [ 35 ] }, "B16": { "direction": "input", "bits": [ 36 ] }, "B17": { "direction": "input", "bits": [ 37 ] }, "C0": { "direction": "input", "bits": [ 38 ] }, "C1": { "direction": "input", "bits": [ 39 ] }, "C2": { "direction": "input", "bits": [ 40 ] }, "C3": { "direction": "input", "bits": [ 41 ] }, "C4": { "direction": "input", "bits": [ 42 ] }, "C5": { "direction": "input", "bits": [ 43 ] }, "C6": { "direction": "input", "bits": [ 44 ] }, "C7": { "direction": "input", "bits": [ 45 ] }, "C8": { "direction": "input", "bits": [ 46 ] }, "C9": { "direction": "input", "bits": [ 47 ] }, "C10": { "direction": "input", "bits": [ 48 ] }, "C11": { "direction": "input", "bits": [ 49 ] }, "C12": { "direction": "input", "bits": [ 50 ] }, "C13": { "direction": "input", "bits": [ 51 ] }, "C14": { "direction": "input", "bits": [ 52 ] }, "C15": { "direction": "input", "bits": [ 53 ] }, "C16": { "direction": "input", "bits": [ 54 ] }, "C17": { "direction": "input", "bits": [ 55 ] }, "SIGNEDA": { "direction": "input", "bits": [ 56 ] }, "SIGNEDB": { "direction": "input", "bits": [ 57 ] }, "SOURCEA": { "direction": "input", "bits": [ 58 ] }, "SOURCEB": { "direction": "input", "bits": [ 59 ] }, "CLK0": { "direction": "input", "bits": [ 60 ] }, "CLK1": { "direction": "input", "bits": [ 61 ] }, "CLK2": { "direction": "input", "bits": [ 62 ] }, "CLK3": { "direction": "input", "bits": [ 63 ] }, "CE0": { "direction": "input", "bits": [ 64 ] }, "CE1": { "direction": "input", "bits": [ 65 ] }, "CE2": { "direction": "input", "bits": [ 66 ] }, "CE3": { "direction": "input", "bits": [ 67 ] }, "RST0": { "direction": "input", "bits": [ 68 ] }, "RST1": { "direction": "input", "bits": [ 69 ] }, "RST2": { "direction": "input", "bits": [ 70 ] }, "RST3": { "direction": "input", "bits": [ 71 ] }, "SRIA0": { "direction": "input", "bits": [ 72 ] }, "SRIA1": { "direction": "input", "bits": [ 73 ] }, "SRIA2": { "direction": "input", "bits": [ 74 ] }, "SRIA3": { "direction": "input", "bits": [ 75 ] }, "SRIA4": { "direction": "input", "bits": [ 76 ] }, "SRIA5": { "direction": "input", "bits": [ 77 ] }, "SRIA6": { "direction": "input", "bits": [ 78 ] }, "SRIA7": { "direction": "input", "bits": [ 79 ] }, "SRIA8": { "direction": "input", "bits": [ 80 ] }, "SRIA9": { "direction": "input", "bits": [ 81 ] }, "SRIA10": { "direction": "input", "bits": [ 82 ] }, "SRIA11": { "direction": "input", "bits": [ 83 ] }, "SRIA12": { "direction": "input", "bits": [ 84 ] }, "SRIA13": { "direction": "input", "bits": [ 85 ] }, "SRIA14": { "direction": "input", "bits": [ 86 ] }, "SRIA15": { "direction": "input", "bits": [ 87 ] }, "SRIA16": { "direction": "input", "bits": [ 88 ] }, "SRIA17": { "direction": "input", "bits": [ 89 ] }, "SRIB0": { "direction": "input", "bits": [ 90 ] }, "SRIB1": { "direction": "input", "bits": [ 91 ] }, "SRIB2": { "direction": "input", "bits": [ 92 ] }, "SRIB3": { "direction": "input", "bits": [ 93 ] }, "SRIB4": { "direction": "input", "bits": [ 94 ] }, "SRIB5": { "direction": "input", "bits": [ 95 ] }, "SRIB6": { "direction": "input", "bits": [ 96 ] }, "SRIB7": { "direction": "input", "bits": [ 97 ] }, "SRIB8": { "direction": "input", "bits": [ 98 ] }, "SRIB9": { "direction": "input", "bits": [ 99 ] }, "SRIB10": { "direction": "input", "bits": [ 100 ] }, "SRIB11": { "direction": "input", "bits": [ 101 ] }, "SRIB12": { "direction": "input", "bits": [ 102 ] }, "SRIB13": { "direction": "input", "bits": [ 103 ] }, "SRIB14": { "direction": "input", "bits": [ 104 ] }, "SRIB15": { "direction": "input", "bits": [ 105 ] }, "SRIB16": { "direction": "input", "bits": [ 106 ] }, "SRIB17": { "direction": "input", "bits": [ 107 ] }, "SROA0": { "direction": "output", "bits": [ 108 ] }, "SROA1": { "direction": "output", "bits": [ 109 ] }, "SROA2": { "direction": "output", "bits": [ 110 ] }, "SROA3": { "direction": "output", "bits": [ 111 ] }, "SROA4": { "direction": "output", "bits": [ 112 ] }, "SROA5": { "direction": "output", "bits": [ 113 ] }, "SROA6": { "direction": "output", "bits": [ 114 ] }, "SROA7": { "direction": "output", "bits": [ 115 ] }, "SROA8": { "direction": "output", "bits": [ 116 ] }, "SROA9": { "direction": "output", "bits": [ 117 ] }, "SROA10": { "direction": "output", "bits": [ 118 ] }, "SROA11": { "direction": "output", "bits": [ 119 ] }, "SROA12": { "direction": "output", "bits": [ 120 ] }, "SROA13": { "direction": "output", "bits": [ 121 ] }, "SROA14": { "direction": "output", "bits": [ 122 ] }, "SROA15": { "direction": "output", "bits": [ 123 ] }, "SROA16": { "direction": "output", "bits": [ 124 ] }, "SROA17": { "direction": "output", "bits": [ 125 ] }, "SROB0": { "direction": "output", "bits": [ 126 ] }, "SROB1": { "direction": "output", "bits": [ 127 ] }, "SROB2": { "direction": "output", "bits": [ 128 ] }, "SROB3": { "direction": "output", "bits": [ 129 ] }, "SROB4": { "direction": "output", "bits": [ 130 ] }, "SROB5": { "direction": "output", "bits": [ 131 ] }, "SROB6": { "direction": "output", "bits": [ 132 ] }, "SROB7": { "direction": "output", "bits": [ 133 ] }, "SROB8": { "direction": "output", "bits": [ 134 ] }, "SROB9": { "direction": "output", "bits": [ 135 ] }, "SROB10": { "direction": "output", "bits": [ 136 ] }, "SROB11": { "direction": "output", "bits": [ 137 ] }, "SROB12": { "direction": "output", "bits": [ 138 ] }, "SROB13": { "direction": "output", "bits": [ 139 ] }, "SROB14": { "direction": "output", "bits": [ 140 ] }, "SROB15": { "direction": "output", "bits": [ 141 ] }, "SROB16": { "direction": "output", "bits": [ 142 ] }, "SROB17": { "direction": "output", "bits": [ 143 ] }, "ROA0": { "direction": "output", "bits": [ 144 ] }, "ROA1": { "direction": "output", "bits": [ 145 ] }, "ROA2": { "direction": "output", "bits": [ 146 ] }, "ROA3": { "direction": "output", "bits": [ 147 ] }, "ROA4": { "direction": "output", "bits": [ 148 ] }, "ROA5": { "direction": "output", "bits": [ 149 ] }, "ROA6": { "direction": "output", "bits": [ 150 ] }, "ROA7": { "direction": "output", "bits": [ 151 ] }, "ROA8": { "direction": "output", "bits": [ 152 ] }, "ROA9": { "direction": "output", "bits": [ 153 ] }, "ROA10": { "direction": "output", "bits": [ 154 ] }, "ROA11": { "direction": "output", "bits": [ 155 ] }, "ROA12": { "direction": "output", "bits": [ 156 ] }, "ROA13": { "direction": "output", "bits": [ 157 ] }, "ROA14": { "direction": "output", "bits": [ 158 ] }, "ROA15": { "direction": "output", "bits": [ 159 ] }, "ROA16": { "direction": "output", "bits": [ 160 ] }, "ROA17": { "direction": "output", "bits": [ 161 ] }, "ROB0": { "direction": "output", "bits": [ 162 ] }, "ROB1": { "direction": "output", "bits": [ 163 ] }, "ROB2": { "direction": "output", "bits": [ 164 ] }, "ROB3": { "direction": "output", "bits": [ 165 ] }, "ROB4": { "direction": "output", "bits": [ 166 ] }, "ROB5": { "direction": "output", "bits": [ 167 ] }, "ROB6": { "direction": "output", "bits": [ 168 ] }, "ROB7": { "direction": "output", "bits": [ 169 ] }, "ROB8": { "direction": "output", "bits": [ 170 ] }, "ROB9": { "direction": "output", "bits": [ 171 ] }, "ROB10": { "direction": "output", "bits": [ 172 ] }, "ROB11": { "direction": "output", "bits": [ 173 ] }, "ROB12": { "direction": "output", "bits": [ 174 ] }, "ROB13": { "direction": "output", "bits": [ 175 ] }, "ROB14": { "direction": "output", "bits": [ 176 ] }, "ROB15": { "direction": "output", "bits": [ 177 ] }, "ROB16": { "direction": "output", "bits": [ 178 ] }, "ROB17": { "direction": "output", "bits": [ 179 ] }, "ROC0": { "direction": "output", "bits": [ 180 ] }, "ROC1": { "direction": "output", "bits": [ 181 ] }, "ROC2": { "direction": "output", "bits": [ 182 ] }, "ROC3": { "direction": "output", "bits": [ 183 ] }, "ROC4": { "direction": "output", "bits": [ 184 ] }, "ROC5": { "direction": "output", "bits": [ 185 ] }, "ROC6": { "direction": "output", "bits": [ 186 ] }, "ROC7": { "direction": "output", "bits": [ 187 ] }, "ROC8": { "direction": "output", "bits": [ 188 ] }, "ROC9": { "direction": "output", "bits": [ 189 ] }, "ROC10": { "direction": "output", "bits": [ 190 ] }, "ROC11": { "direction": "output", "bits": [ 191 ] }, "ROC12": { "direction": "output", "bits": [ 192 ] }, "ROC13": { "direction": "output", "bits": [ 193 ] }, "ROC14": { "direction": "output", "bits": [ 194 ] }, "ROC15": { "direction": "output", "bits": [ 195 ] }, "ROC16": { "direction": "output", "bits": [ 196 ] }, "ROC17": { "direction": "output", "bits": [ 197 ] }, "P0": { "direction": "output", "bits": [ 198 ] }, "P1": { "direction": "output", "bits": [ 199 ] }, "P2": { "direction": "output", "bits": [ 200 ] }, "P3": { "direction": "output", "bits": [ 201 ] }, "P4": { "direction": "output", "bits": [ 202 ] }, "P5": { "direction": "output", "bits": [ 203 ] }, "P6": { "direction": "output", "bits": [ 204 ] }, "P7": { "direction": "output", "bits": [ 205 ] }, "P8": { "direction": "output", "bits": [ 206 ] }, "P9": { "direction": "output", "bits": [ 207 ] }, "P10": { "direction": "output", "bits": [ 208 ] }, "P11": { "direction": "output", "bits": [ 209 ] }, "P12": { "direction": "output", "bits": [ 210 ] }, "P13": { "direction": "output", "bits": [ 211 ] }, "P14": { "direction": "output", "bits": [ 212 ] }, "P15": { "direction": "output", "bits": [ 213 ] }, "P16": { "direction": "output", "bits": [ 214 ] }, "P17": { "direction": "output", "bits": [ 215 ] }, "P18": { "direction": "output", "bits": [ 216 ] }, "P19": { "direction": "output", "bits": [ 217 ] }, "P20": { "direction": "output", "bits": [ 218 ] }, "P21": { "direction": "output", "bits": [ 219 ] }, "P22": { "direction": "output", "bits": [ 220 ] }, "P23": { "direction": "output", "bits": [ 221 ] }, "P24": { "direction": "output", "bits": [ 222 ] }, "P25": { "direction": "output", "bits": [ 223 ] }, "P26": { "direction": "output", "bits": [ 224 ] }, "P27": { "direction": "output", "bits": [ 225 ] }, "P28": { "direction": "output", "bits": [ 226 ] }, "P29": { "direction": "output", "bits": [ 227 ] }, "P30": { "direction": "output", "bits": [ 228 ] }, "P31": { "direction": "output", "bits": [ 229 ] }, "P32": { "direction": "output", "bits": [ 230 ] }, "P33": { "direction": "output", "bits": [ 231 ] }, "P34": { "direction": "output", "bits": [ 232 ] }, "P35": { "direction": "output", "bits": [ 233 ] }, "SIGNEDP": { "direction": "output", "bits": [ 234 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.8-6.10" } }, "A1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.12-6.14" } }, "A10": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.48-6.51" } }, "A11": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.53-6.56" } }, "A12": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.58-6.61" } }, "A13": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.63-6.66" } }, "A14": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.68-6.71" } }, "A15": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.73-6.76" } }, "A16": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.78-6.81" } }, "A17": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.83-6.86" } }, "A2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.16-6.18" } }, "A3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.20-6.22" } }, "A4": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.24-6.26" } }, "A5": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.28-6.30" } }, "A6": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.32-6.34" } }, "A7": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.36-6.38" } }, "A8": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.40-6.42" } }, "A9": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:6.44-6.46" } }, "B0": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.8-7.10" } }, "B1": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.12-7.14" } }, "B10": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.48-7.51" } }, "B11": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.53-7.56" } }, "B12": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.58-7.61" } }, "B13": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.63-7.66" } }, "B14": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.68-7.71" } }, "B15": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.73-7.76" } }, "B16": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.78-7.81" } }, "B17": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.83-7.86" } }, "B2": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.16-7.18" } }, "B3": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.20-7.22" } }, "B4": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.24-7.26" } }, "B5": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.28-7.30" } }, "B6": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.32-7.34" } }, "B7": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.36-7.38" } }, "B8": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.40-7.42" } }, "B9": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:7.44-7.46" } }, "C0": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.8-8.10" } }, "C1": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.12-8.14" } }, "C10": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.48-8.51" } }, "C11": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.53-8.56" } }, "C12": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.58-8.61" } }, "C13": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.63-8.66" } }, "C14": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.68-8.71" } }, "C15": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.73-8.76" } }, "C16": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.78-8.81" } }, "C17": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.83-8.86" } }, "C2": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.16-8.18" } }, "C3": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.20-8.22" } }, "C4": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.24-8.26" } }, "C5": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.28-8.30" } }, "C6": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.32-8.34" } }, "C7": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.36-8.38" } }, "C8": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.40-8.42" } }, "C9": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:8.44-8.46" } }, "CE0": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:11.8-11.11" } }, "CE1": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:11.13-11.16" } }, "CE2": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:11.18-11.21" } }, "CE3": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:11.23-11.26" } }, "CLK0": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:10.8-10.12" } }, "CLK1": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:10.14-10.18" } }, "CLK2": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:10.20-10.24" } }, "CLK3": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:10.26-10.30" } }, "P0": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.9-20.11" } }, "P1": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.13-20.15" } }, "P10": { "hide_name": 0, "bits": [ 208 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.49-20.52" } }, "P11": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.54-20.57" } }, "P12": { "hide_name": 0, "bits": [ 210 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.59-20.62" } }, "P13": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.64-20.67" } }, "P14": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.69-20.72" } }, "P15": { "hide_name": 0, "bits": [ 213 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.74-20.77" } }, "P16": { "hide_name": 0, "bits": [ 214 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.79-20.82" } }, "P17": { "hide_name": 0, "bits": [ 215 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.84-20.87" } }, "P18": { "hide_name": 0, "bits": [ 216 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.89-20.92" } }, "P19": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.94-20.97" } }, "P2": { "hide_name": 0, "bits": [ 200 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.17-20.19" } }, "P20": { "hide_name": 0, "bits": [ 218 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.99-20.102" } }, "P21": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.104-20.107" } }, "P22": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.109-20.112" } }, "P23": { "hide_name": 0, "bits": [ 221 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.114-20.117" } }, "P24": { "hide_name": 0, "bits": [ 222 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.119-20.122" } }, "P25": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.124-20.127" } }, "P26": { "hide_name": 0, "bits": [ 224 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.129-20.132" } }, "P27": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.134-20.137" } }, "P28": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.139-20.142" } }, "P29": { "hide_name": 0, "bits": [ 227 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.144-20.147" } }, "P3": { "hide_name": 0, "bits": [ 201 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.21-20.23" } }, "P30": { "hide_name": 0, "bits": [ 228 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.149-20.152" } }, "P31": { "hide_name": 0, "bits": [ 229 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.154-20.157" } }, "P32": { "hide_name": 0, "bits": [ 230 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.159-20.162" } }, "P33": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.164-20.167" } }, "P34": { "hide_name": 0, "bits": [ 232 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.169-20.172" } }, "P35": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.174-20.177" } }, "P4": { "hide_name": 0, "bits": [ 202 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.25-20.27" } }, "P5": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.29-20.31" } }, "P6": { "hide_name": 0, "bits": [ 204 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.33-20.35" } }, "P7": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.37-20.39" } }, "P8": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.41-20.43" } }, "P9": { "hide_name": 0, "bits": [ 207 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:20.45-20.47" } }, "ROA0": { "hide_name": 0, "bits": [ 144 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.9-17.13" } }, "ROA1": { "hide_name": 0, "bits": [ 145 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.15-17.19" } }, "ROA10": { "hide_name": 0, "bits": [ 154 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.69-17.74" } }, "ROA11": { "hide_name": 0, "bits": [ 155 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.76-17.81" } }, "ROA12": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.83-17.88" } }, "ROA13": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.90-17.95" } }, "ROA14": { "hide_name": 0, "bits": [ 158 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.97-17.102" } }, "ROA15": { "hide_name": 0, "bits": [ 159 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.104-17.109" } }, "ROA16": { "hide_name": 0, "bits": [ 160 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.111-17.116" } }, "ROA17": { "hide_name": 0, "bits": [ 161 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.118-17.123" } }, "ROA2": { "hide_name": 0, "bits": [ 146 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.21-17.25" } }, "ROA3": { "hide_name": 0, "bits": [ 147 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.27-17.31" } }, "ROA4": { "hide_name": 0, "bits": [ 148 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.33-17.37" } }, "ROA5": { "hide_name": 0, "bits": [ 149 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.39-17.43" } }, "ROA6": { "hide_name": 0, "bits": [ 150 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.45-17.49" } }, "ROA7": { "hide_name": 0, "bits": [ 151 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.51-17.55" } }, "ROA8": { "hide_name": 0, "bits": [ 152 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.57-17.61" } }, "ROA9": { "hide_name": 0, "bits": [ 153 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:17.63-17.67" } }, "ROB0": { "hide_name": 0, "bits": [ 162 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.9-18.13" } }, "ROB1": { "hide_name": 0, "bits": [ 163 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.15-18.19" } }, "ROB10": { "hide_name": 0, "bits": [ 172 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.69-18.74" } }, "ROB11": { "hide_name": 0, "bits": [ 173 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.76-18.81" } }, "ROB12": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.83-18.88" } }, "ROB13": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.90-18.95" } }, "ROB14": { "hide_name": 0, "bits": [ 176 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.97-18.102" } }, "ROB15": { "hide_name": 0, "bits": [ 177 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.104-18.109" } }, "ROB16": { "hide_name": 0, "bits": [ 178 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.111-18.116" } }, "ROB17": { "hide_name": 0, "bits": [ 179 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.118-18.123" } }, "ROB2": { "hide_name": 0, "bits": [ 164 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.21-18.25" } }, "ROB3": { "hide_name": 0, "bits": [ 165 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.27-18.31" } }, "ROB4": { "hide_name": 0, "bits": [ 166 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.33-18.37" } }, "ROB5": { "hide_name": 0, "bits": [ 167 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.39-18.43" } }, "ROB6": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.45-18.49" } }, "ROB7": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.51-18.55" } }, "ROB8": { "hide_name": 0, "bits": [ 170 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.57-18.61" } }, "ROB9": { "hide_name": 0, "bits": [ 171 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:18.63-18.67" } }, "ROC0": { "hide_name": 0, "bits": [ 180 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.9-19.13" } }, "ROC1": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.15-19.19" } }, "ROC10": { "hide_name": 0, "bits": [ 190 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.69-19.74" } }, "ROC11": { "hide_name": 0, "bits": [ 191 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.76-19.81" } }, "ROC12": { "hide_name": 0, "bits": [ 192 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.83-19.88" } }, "ROC13": { "hide_name": 0, "bits": [ 193 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.90-19.95" } }, "ROC14": { "hide_name": 0, "bits": [ 194 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.97-19.102" } }, "ROC15": { "hide_name": 0, "bits": [ 195 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.104-19.109" } }, "ROC16": { "hide_name": 0, "bits": [ 196 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.111-19.116" } }, "ROC17": { "hide_name": 0, "bits": [ 197 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.118-19.123" } }, "ROC2": { "hide_name": 0, "bits": [ 182 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.21-19.25" } }, "ROC3": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.27-19.31" } }, "ROC4": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.33-19.37" } }, "ROC5": { "hide_name": 0, "bits": [ 185 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.39-19.43" } }, "ROC6": { "hide_name": 0, "bits": [ 186 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.45-19.49" } }, "ROC7": { "hide_name": 0, "bits": [ 187 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.51-19.55" } }, "ROC8": { "hide_name": 0, "bits": [ 188 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.57-19.61" } }, "ROC9": { "hide_name": 0, "bits": [ 189 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:19.63-19.67" } }, "RST0": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:12.8-12.12" } }, "RST1": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:12.14-12.18" } }, "RST2": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:12.20-12.24" } }, "RST3": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:12.26-12.30" } }, "SIGNEDA": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:9.8-9.15" } }, "SIGNEDB": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:9.17-9.24" } }, "SIGNEDP": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:21.9-21.16" } }, "SOURCEA": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:9.26-9.33" } }, "SOURCEB": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:9.35-9.42" } }, "SRIA0": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.8-13.13" } }, "SRIA1": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.15-13.20" } }, "SRIA10": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.78-13.84" } }, "SRIA11": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.86-13.92" } }, "SRIA12": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.94-13.100" } }, "SRIA13": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.102-13.108" } }, "SRIA14": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.110-13.116" } }, "SRIA15": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.118-13.124" } }, "SRIA16": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.126-13.132" } }, "SRIA17": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.134-13.140" } }, "SRIA2": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.22-13.27" } }, "SRIA3": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.29-13.34" } }, "SRIA4": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.36-13.41" } }, "SRIA5": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.43-13.48" } }, "SRIA6": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.50-13.55" } }, "SRIA7": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.57-13.62" } }, "SRIA8": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.64-13.69" } }, "SRIA9": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:13.71-13.76" } }, "SRIB0": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.8-14.13" } }, "SRIB1": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.15-14.20" } }, "SRIB10": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.78-14.84" } }, "SRIB11": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.86-14.92" } }, "SRIB12": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.94-14.100" } }, "SRIB13": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.102-14.108" } }, "SRIB14": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.110-14.116" } }, "SRIB15": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.118-14.124" } }, "SRIB16": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.126-14.132" } }, "SRIB17": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.134-14.140" } }, "SRIB2": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.22-14.27" } }, "SRIB3": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.29-14.34" } }, "SRIB4": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.36-14.41" } }, "SRIB5": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.43-14.48" } }, "SRIB6": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.50-14.55" } }, "SRIB7": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.57-14.62" } }, "SRIB8": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.64-14.69" } }, "SRIB9": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:14.71-14.76" } }, "SROA0": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.9-15.14" } }, "SROA1": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.16-15.21" } }, "SROA10": { "hide_name": 0, "bits": [ 118 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.79-15.85" } }, "SROA11": { "hide_name": 0, "bits": [ 119 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.87-15.93" } }, "SROA12": { "hide_name": 0, "bits": [ 120 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.95-15.101" } }, "SROA13": { "hide_name": 0, "bits": [ 121 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.103-15.109" } }, "SROA14": { "hide_name": 0, "bits": [ 122 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.111-15.117" } }, "SROA15": { "hide_name": 0, "bits": [ 123 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.119-15.125" } }, "SROA16": { "hide_name": 0, "bits": [ 124 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.127-15.133" } }, "SROA17": { "hide_name": 0, "bits": [ 125 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.135-15.141" } }, "SROA2": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.23-15.28" } }, "SROA3": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.30-15.35" } }, "SROA4": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.37-15.42" } }, "SROA5": { "hide_name": 0, "bits": [ 113 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.44-15.49" } }, "SROA6": { "hide_name": 0, "bits": [ 114 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.51-15.56" } }, "SROA7": { "hide_name": 0, "bits": [ 115 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.58-15.63" } }, "SROA8": { "hide_name": 0, "bits": [ 116 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.65-15.70" } }, "SROA9": { "hide_name": 0, "bits": [ 117 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:15.72-15.77" } }, "SROB0": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.9-16.14" } }, "SROB1": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.16-16.21" } }, "SROB10": { "hide_name": 0, "bits": [ 136 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.79-16.85" } }, "SROB11": { "hide_name": 0, "bits": [ 137 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.87-16.93" } }, "SROB12": { "hide_name": 0, "bits": [ 138 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.95-16.101" } }, "SROB13": { "hide_name": 0, "bits": [ 139 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.103-16.109" } }, "SROB14": { "hide_name": 0, "bits": [ 140 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.111-16.117" } }, "SROB15": { "hide_name": 0, "bits": [ 141 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.119-16.125" } }, "SROB16": { "hide_name": 0, "bits": [ 142 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.127-16.133" } }, "SROB17": { "hide_name": 0, "bits": [ 143 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.135-16.141" } }, "SROB2": { "hide_name": 0, "bits": [ 128 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.23-16.28" } }, "SROB3": { "hide_name": 0, "bits": [ 129 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.30-16.35" } }, "SROB4": { "hide_name": 0, "bits": [ 130 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.37-16.42" } }, "SROB5": { "hide_name": 0, "bits": [ 131 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.44-16.49" } }, "SROB6": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.51-16.56" } }, "SROB7": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.58-16.63" } }, "SROB8": { "hide_name": 0, "bits": [ 134 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.65-16.70" } }, "SROB9": { "hide_name": 0, "bits": [ 135 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:16.72-16.77" } } } }, "OB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:5.1-5.132" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "O": { "direction": "output", "bits": [ 3 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:5.20-5.21" } }, "O": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:5.34-5.35" } } } }, "OBCO": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:9.1-9.90" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "OT": { "direction": "output", "bits": [ 3 ] }, "OC": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:9.20-9.21" } }, "OC": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:9.38-9.40" } }, "OT": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:9.34-9.36" } } } }, "OBZ": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:6.1-6.139" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:6.20-6.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:6.34-6.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:6.23-6.24" } } } }, "OBZPD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:8.1-8.139" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:8.20-8.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:8.34-8.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:8.23-8.24" } } } }, "OBZPU": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:7.1-7.139" }, "ports": { "I": { "direction": "input", "bits": [ 2 ] }, "T": { "direction": "input", "bits": [ 3 ] }, "O": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "I": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:7.20-7.21" } }, "O": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:7.34-7.35" } }, "T": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:7.23-7.24" } } } }, "ODDR71B": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:244.1-249.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "ECLK": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "D0": { "direction": "input", "bits": [ 5 ] }, "D1": { "direction": "input", "bits": [ 6 ] }, "D2": { "direction": "input", "bits": [ 7 ] }, "D3": { "direction": "input", "bits": [ 8 ] }, "D4": { "direction": "input", "bits": [ 9 ] }, "D5": { "direction": "input", "bits": [ 10 ] }, "D6": { "direction": "input", "bits": [ 11 ] }, "Q": { "direction": "output", "bits": [ 12 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.25-245.27" } }, "D1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.29-245.31" } }, "D2": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.33-245.35" } }, "D3": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.37-245.39" } }, "D4": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.41-245.43" } }, "D5": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.45-245.47" } }, "D6": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.49-245.51" } }, "ECLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.14-245.18" } }, "Q": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:246.9-246.10" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.20-245.23" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:245.8-245.12" } } } }, "ODDRX1F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:228.1-233.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "D0": { "direction": "input", "bits": [ 4 ] }, "D1": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:229.19-229.21" } }, "D1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:229.23-229.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:230.9-230.10" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:229.14-229.17" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:229.8-229.12" } } } }, "ODDRX2DQA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:260.1-265.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D0": { "direction": "input", "bits": [ 2 ] }, "D1": { "direction": "input", "bits": [ 3 ] }, "D2": { "direction": "input", "bits": [ 4 ] }, "D3": { "direction": "input", "bits": [ 5 ] }, "RST": { "direction": "input", "bits": [ 6 ] }, "ECLK": { "direction": "input", "bits": [ 7 ] }, "SCLK": { "direction": "input", "bits": [ 8 ] }, "DQSW270": { "direction": "input", "bits": [ 9 ] }, "Q": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:261.8-261.10" } }, "D1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:261.12-261.14" } }, "D2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:261.16-261.18" } }, "D3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:261.20-261.22" } }, "DQSW270": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:261.41-261.48" } }, "ECLK": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:261.29-261.33" } }, "Q": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:262.9-262.10" } }, "RST": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:261.24-261.27" } }, "SCLK": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:261.35-261.39" } } } }, "ODDRX2DQSB": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:268.1-273.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D0": { "direction": "input", "bits": [ 2 ] }, "D1": { "direction": "input", "bits": [ 3 ] }, "D2": { "direction": "input", "bits": [ 4 ] }, "D3": { "direction": "input", "bits": [ 5 ] }, "RST": { "direction": "input", "bits": [ 6 ] }, "ECLK": { "direction": "input", "bits": [ 7 ] }, "SCLK": { "direction": "input", "bits": [ 8 ] }, "DQSW": { "direction": "input", "bits": [ 9 ] }, "Q": { "direction": "output", "bits": [ 10 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:269.8-269.10" } }, "D1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:269.12-269.14" } }, "D2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:269.16-269.18" } }, "D3": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:269.20-269.22" } }, "DQSW": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:269.41-269.45" } }, "ECLK": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:269.29-269.33" } }, "Q": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:270.9-270.10" } }, "RST": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:269.24-269.27" } }, "SCLK": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:269.35-269.39" } } } }, "ODDRX2F": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:236.1-241.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "SCLK": { "direction": "input", "bits": [ 2 ] }, "ECLK": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "D0": { "direction": "input", "bits": [ 5 ] }, "D1": { "direction": "input", "bits": [ 6 ] }, "D2": { "direction": "input", "bits": [ 7 ] }, "D3": { "direction": "input", "bits": [ 8 ] }, "Q": { "direction": "output", "bits": [ 9 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:237.25-237.27" } }, "D1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:237.29-237.31" } }, "D2": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:237.33-237.35" } }, "D3": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:237.37-237.39" } }, "ECLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:237.14-237.18" } }, "Q": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:238.9-238.10" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:237.20-237.23" } }, "SCLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:237.8-237.12" } } } }, "OFS1P3BX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.1-31.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.27-31.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.23-31.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.47-31.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.34-31.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:31.30-31.32" } } } }, "OFS1P3DX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.1-32.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.23-32.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.27-32.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.47-32.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.34-32.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:32.30-32.32" } } } }, "OFS1P3IX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.1-33.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "CD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "CD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.23-33.25" } }, "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.27-33.28" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.47-33.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.34-33.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:33.30-33.32" } } } }, "OFS1P3JX": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.1-34.302" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "PD": { "direction": "input", "bits": [ 2 ] }, "D": { "direction": "input", "bits": [ 3 ] }, "SP": { "direction": "input", "bits": [ 4 ] }, "SCLK": { "direction": "input", "bits": [ 5 ] }, "Q": { "direction": "output", "bits": [ 6 ] } }, "cells": { }, "netnames": { "D": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.27-34.28" } }, "PD": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.23-34.25" } }, "Q": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.47-34.48" } }, "SCLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.34-34.38" } }, "SP": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_ff.vh:34.30-34.32" } } } }, "OLVDS": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:14.1-14.114" }, "ports": { "A": { "direction": "input", "bits": [ 2 ] }, "Z": { "direction": "output", "bits": [ 3 ] }, "ZN": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "A": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:14.20-14.21" } }, "Z": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:14.34-14.35" } }, "ZN": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_io.vh:14.37-14.39" } } } }, "OSCG": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:153.1-157.10" }, "parameter_default_values": { "DIV": "00000000000000000000000010000000" }, "ports": { "OSC": { "direction": "output", "bits": [ 2 ] } }, "cells": { }, "netnames": { "OSC": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:154.9-154.12" } } } }, "OSHX2A": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:252.1-257.10" }, "parameter_default_values": { "GSR": "ENABLED" }, "ports": { "D0": { "direction": "input", "bits": [ 2 ] }, "D1": { "direction": "input", "bits": [ 3 ] }, "RST": { "direction": "input", "bits": [ 4 ] }, "ECLK": { "direction": "input", "bits": [ 5 ] }, "SCLK": { "direction": "input", "bits": [ 6 ] }, "Q": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "D0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:253.8-253.10" } }, "D1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:253.12-253.14" } }, "ECLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:253.21-253.25" } }, "Q": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:254.9-254.10" } }, "RST": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:253.16-253.19" } }, "SCLK": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:253.27-253.31" } } } }, "PCSCLKDIV": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:668.1-673.10" }, "parameter_default_values": { "GSR": "DISABLED" }, "ports": { "CLKI": { "direction": "input", "bits": [ 2 ] }, "RST": { "direction": "input", "bits": [ 3 ] }, "SEL2": { "direction": "input", "bits": [ 4 ] }, "SEL1": { "direction": "input", "bits": [ 5 ] }, "SEL0": { "direction": "input", "bits": [ 6 ] }, "CDIV1": { "direction": "output", "bits": [ 7 ] }, "CDIVX": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "CDIV1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:670.9-670.14" } }, "CDIVX": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:670.16-670.21" } }, "CLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:669.8-669.12" } }, "RST": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:669.14-669.17" } }, "SEL0": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:669.31-669.35" } }, "SEL1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:669.25-669.29" } }, "SEL2": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:669.19-669.23" } } } }, "PDPW16KD": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:697.1-787.10" }, "parameter_default_values": { "ASYNC_RESET_RELEASE": "SYNC", "CLKRMUX": "CLKR", "CLKWMUX": "CLKW", "CSDECODE_R": "0b000", "CSDECODE_W": "0b000", "DATA_WIDTH_R": "00000000000000000000000000100100", "DATA_WIDTH_W": "00000000000000000000000000100100", "GSR": "ENABLED", "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", "INIT_DATA": "STATIC", "REGMODE": "NOREG", "RESETMODE": "SYNC" }, "ports": { "DI35": { "direction": "input", "bits": [ 2 ] }, "DI34": { "direction": "input", "bits": [ 3 ] }, "DI33": { "direction": "input", "bits": [ 4 ] }, "DI32": { "direction": "input", "bits": [ 5 ] }, "DI31": { "direction": "input", "bits": [ 6 ] }, "DI30": { "direction": "input", "bits": [ 7 ] }, "DI29": { "direction": "input", "bits": [ 8 ] }, "DI28": { "direction": "input", "bits": [ 9 ] }, "DI27": { "direction": "input", "bits": [ 10 ] }, "DI26": { "direction": "input", "bits": [ 11 ] }, "DI25": { "direction": "input", "bits": [ 12 ] }, "DI24": { "direction": "input", "bits": [ 13 ] }, "DI23": { "direction": "input", "bits": [ 14 ] }, "DI22": { "direction": "input", "bits": [ 15 ] }, "DI21": { "direction": "input", "bits": [ 16 ] }, "DI20": { "direction": "input", "bits": [ 17 ] }, "DI19": { "direction": "input", "bits": [ 18 ] }, "DI18": { "direction": "input", "bits": [ 19 ] }, "DI17": { "direction": "input", "bits": [ 20 ] }, "DI16": { "direction": "input", "bits": [ 21 ] }, "DI15": { "direction": "input", "bits": [ 22 ] }, "DI14": { "direction": "input", "bits": [ 23 ] }, "DI13": { "direction": "input", "bits": [ 24 ] }, "DI12": { "direction": "input", "bits": [ 25 ] }, "DI11": { "direction": "input", "bits": [ 26 ] }, "DI10": { "direction": "input", "bits": [ 27 ] }, "DI9": { "direction": "input", "bits": [ 28 ] }, "DI8": { "direction": "input", "bits": [ 29 ] }, "DI7": { "direction": "input", "bits": [ 30 ] }, "DI6": { "direction": "input", "bits": [ 31 ] }, "DI5": { "direction": "input", "bits": [ 32 ] }, "DI4": { "direction": "input", "bits": [ 33 ] }, "DI3": { "direction": "input", "bits": [ 34 ] }, "DI2": { "direction": "input", "bits": [ 35 ] }, "DI1": { "direction": "input", "bits": [ 36 ] }, "DI0": { "direction": "input", "bits": [ 37 ] }, "ADW8": { "direction": "input", "bits": [ 38 ] }, "ADW7": { "direction": "input", "bits": [ 39 ] }, "ADW6": { "direction": "input", "bits": [ 40 ] }, "ADW5": { "direction": "input", "bits": [ 41 ] }, "ADW4": { "direction": "input", "bits": [ 42 ] }, "ADW3": { "direction": "input", "bits": [ 43 ] }, "ADW2": { "direction": "input", "bits": [ 44 ] }, "ADW1": { "direction": "input", "bits": [ 45 ] }, "ADW0": { "direction": "input", "bits": [ 46 ] }, "BE3": { "direction": "input", "bits": [ 47 ] }, "BE2": { "direction": "input", "bits": [ 48 ] }, "BE1": { "direction": "input", "bits": [ 49 ] }, "BE0": { "direction": "input", "bits": [ 50 ] }, "CEW": { "direction": "input", "bits": [ 51 ] }, "CLKW": { "direction": "input", "bits": [ 52 ] }, "CSW2": { "direction": "input", "bits": [ 53 ] }, "CSW1": { "direction": "input", "bits": [ 54 ] }, "CSW0": { "direction": "input", "bits": [ 55 ] }, "ADR13": { "direction": "input", "bits": [ 56 ] }, "ADR12": { "direction": "input", "bits": [ 57 ] }, "ADR11": { "direction": "input", "bits": [ 58 ] }, "ADR10": { "direction": "input", "bits": [ 59 ] }, "ADR9": { "direction": "input", "bits": [ 60 ] }, "ADR8": { "direction": "input", "bits": [ 61 ] }, "ADR7": { "direction": "input", "bits": [ 62 ] }, "ADR6": { "direction": "input", "bits": [ 63 ] }, "ADR5": { "direction": "input", "bits": [ 64 ] }, "ADR4": { "direction": "input", "bits": [ 65 ] }, "ADR3": { "direction": "input", "bits": [ 66 ] }, "ADR2": { "direction": "input", "bits": [ 67 ] }, "ADR1": { "direction": "input", "bits": [ 68 ] }, "ADR0": { "direction": "input", "bits": [ 69 ] }, "CER": { "direction": "input", "bits": [ 70 ] }, "OCER": { "direction": "input", "bits": [ 71 ] }, "CLKR": { "direction": "input", "bits": [ 72 ] }, "CSR2": { "direction": "input", "bits": [ 73 ] }, "CSR1": { "direction": "input", "bits": [ 74 ] }, "CSR0": { "direction": "input", "bits": [ 75 ] }, "RST": { "direction": "input", "bits": [ 76 ] }, "DO35": { "direction": "output", "bits": [ 77 ] }, "DO34": { "direction": "output", "bits": [ 78 ] }, "DO33": { "direction": "output", "bits": [ 79 ] }, "DO32": { "direction": "output", "bits": [ 80 ] }, "DO31": { "direction": "output", "bits": [ 81 ] }, "DO30": { "direction": "output", "bits": [ 82 ] }, "DO29": { "direction": "output", "bits": [ 83 ] }, "DO28": { "direction": "output", "bits": [ 84 ] }, "DO27": { "direction": "output", "bits": [ 85 ] }, "DO26": { "direction": "output", "bits": [ 86 ] }, "DO25": { "direction": "output", "bits": [ 87 ] }, "DO24": { "direction": "output", "bits": [ 88 ] }, "DO23": { "direction": "output", "bits": [ 89 ] }, "DO22": { "direction": "output", "bits": [ 90 ] }, "DO21": { "direction": "output", "bits": [ 91 ] }, "DO20": { "direction": "output", "bits": [ 92 ] }, "DO19": { "direction": "output", "bits": [ 93 ] }, "DO18": { "direction": "output", "bits": [ 94 ] }, "DO17": { "direction": "output", "bits": [ 95 ] }, "DO16": { "direction": "output", "bits": [ 96 ] }, "DO15": { "direction": "output", "bits": [ 97 ] }, "DO14": { "direction": "output", "bits": [ 98 ] }, "DO13": { "direction": "output", "bits": [ 99 ] }, "DO12": { "direction": "output", "bits": [ 100 ] }, "DO11": { "direction": "output", "bits": [ 101 ] }, "DO10": { "direction": "output", "bits": [ 102 ] }, "DO9": { "direction": "output", "bits": [ 103 ] }, "DO8": { "direction": "output", "bits": [ 104 ] }, "DO7": { "direction": "output", "bits": [ 105 ] }, "DO6": { "direction": "output", "bits": [ 106 ] }, "DO5": { "direction": "output", "bits": [ 107 ] }, "DO4": { "direction": "output", "bits": [ 108 ] }, "DO3": { "direction": "output", "bits": [ 109 ] }, "DO2": { "direction": "output", "bits": [ 110 ] }, "DO1": { "direction": "output", "bits": [ 111 ] }, "DO0": { "direction": "output", "bits": [ 112 ] } }, "cells": { }, "netnames": { "ADR0": { "hide_name": 0, "bits": [ 69 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.90-702.94" } }, "ADR1": { "hide_name": 0, "bits": [ 68 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.84-702.88" } }, "ADR10": { "hide_name": 0, "bits": [ 59 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.29-702.34" } }, "ADR11": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.22-702.27" } }, "ADR12": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.15-702.20" } }, "ADR13": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.8-702.13" } }, "ADR2": { "hide_name": 0, "bits": [ 67 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.78-702.82" } }, "ADR3": { "hide_name": 0, "bits": [ 66 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.72-702.76" } }, "ADR4": { "hide_name": 0, "bits": [ 65 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.66-702.70" } }, "ADR5": { "hide_name": 0, "bits": [ 64 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.60-702.64" } }, "ADR6": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.54-702.58" } }, "ADR7": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.48-702.52" } }, "ADR8": { "hide_name": 0, "bits": [ 61 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.42-702.46" } }, "ADR9": { "hide_name": 0, "bits": [ 60 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:702.36-702.40" } }, "ADW0": { "hide_name": 0, "bits": [ 46 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:700.56-700.60" } }, "ADW1": { "hide_name": 0, "bits": [ 45 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:700.50-700.54" } }, "ADW2": { "hide_name": 0, "bits": [ 44 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:700.44-700.48" } }, "ADW3": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:700.38-700.42" } }, "ADW4": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:700.32-700.36" } }, "ADW5": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:700.26-700.30" } }, "ADW6": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:700.20-700.24" } }, "ADW7": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:700.14-700.18" } }, "ADW8": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:700.8-700.12" } }, "BE0": { "hide_name": 0, "bits": [ 50 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:701.25-701.28" } }, "BE1": { "hide_name": 0, "bits": [ 49 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:701.20-701.23" } }, "BE2": { "hide_name": 0, "bits": [ 48 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:701.14-701.17" } }, "BE3": { "hide_name": 0, "bits": [ 47 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:701.8-701.11" } }, "CER": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:703.8-703.11" } }, "CEW": { "hide_name": 0, "bits": [ 51 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:701.30-701.33" } }, "CLKR": { "hide_name": 0, "bits": [ 72 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:703.19-703.23" } }, "CLKW": { "hide_name": 0, "bits": [ 52 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:701.35-701.39" } }, "CSR0": { "hide_name": 0, "bits": [ 75 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:703.37-703.41" } }, "CSR1": { "hide_name": 0, "bits": [ 74 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:703.31-703.35" } }, "CSR2": { "hide_name": 0, "bits": [ 73 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:703.25-703.29" } }, "CSW0": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:701.53-701.57" } }, "CSW1": { "hide_name": 0, "bits": [ 54 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:701.47-701.51" } }, "CSW2": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:701.41-701.45" } }, "DI0": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.101-699.104" } }, "DI1": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.96-699.99" } }, "DI10": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.50-699.54" } }, "DI11": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.44-699.48" } }, "DI12": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.38-699.42" } }, "DI13": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.32-699.36" } }, "DI14": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.26-699.30" } }, "DI15": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.20-699.24" } }, "DI16": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.14-699.18" } }, "DI17": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.8-699.12" } }, "DI18": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.110-698.114" } }, "DI19": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.104-698.108" } }, "DI2": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.91-699.94" } }, "DI20": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.98-698.102" } }, "DI21": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.92-698.96" } }, "DI22": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.86-698.90" } }, "DI23": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.80-698.84" } }, "DI24": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.74-698.78" } }, "DI25": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.68-698.72" } }, "DI26": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.62-698.66" } }, "DI27": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.56-698.60" } }, "DI28": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.50-698.54" } }, "DI29": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.44-698.48" } }, "DI3": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.86-699.89" } }, "DI30": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.38-698.42" } }, "DI31": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.32-698.36" } }, "DI32": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.26-698.30" } }, "DI33": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.20-698.24" } }, "DI34": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.14-698.18" } }, "DI35": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:698.8-698.12" } }, "DI4": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.81-699.84" } }, "DI5": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.76-699.79" } }, "DI6": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.71-699.74" } }, "DI7": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.66-699.69" } }, "DI8": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.61-699.64" } }, "DI9": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:699.56-699.59" } }, "DO0": { "hide_name": 0, "bits": [ 112 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.102-705.105" } }, "DO1": { "hide_name": 0, "bits": [ 111 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.97-705.100" } }, "DO10": { "hide_name": 0, "bits": [ 102 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.51-705.55" } }, "DO11": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.45-705.49" } }, "DO12": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.39-705.43" } }, "DO13": { "hide_name": 0, "bits": [ 99 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.33-705.37" } }, "DO14": { "hide_name": 0, "bits": [ 98 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.27-705.31" } }, "DO15": { "hide_name": 0, "bits": [ 97 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.21-705.25" } }, "DO16": { "hide_name": 0, "bits": [ 96 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.15-705.19" } }, "DO17": { "hide_name": 0, "bits": [ 95 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.9-705.13" } }, "DO18": { "hide_name": 0, "bits": [ 94 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.111-704.115" } }, "DO19": { "hide_name": 0, "bits": [ 93 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.105-704.109" } }, "DO2": { "hide_name": 0, "bits": [ 110 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.92-705.95" } }, "DO20": { "hide_name": 0, "bits": [ 92 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.99-704.103" } }, "DO21": { "hide_name": 0, "bits": [ 91 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.93-704.97" } }, "DO22": { "hide_name": 0, "bits": [ 90 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.87-704.91" } }, "DO23": { "hide_name": 0, "bits": [ 89 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.81-704.85" } }, "DO24": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.75-704.79" } }, "DO25": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.69-704.73" } }, "DO26": { "hide_name": 0, "bits": [ 86 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.63-704.67" } }, "DO27": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.57-704.61" } }, "DO28": { "hide_name": 0, "bits": [ 84 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.51-704.55" } }, "DO29": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.45-704.49" } }, "DO3": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.87-705.90" } }, "DO30": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.39-704.43" } }, "DO31": { "hide_name": 0, "bits": [ 81 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.33-704.37" } }, "DO32": { "hide_name": 0, "bits": [ 80 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.27-704.31" } }, "DO33": { "hide_name": 0, "bits": [ 79 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.21-704.25" } }, "DO34": { "hide_name": 0, "bits": [ 78 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.15-704.19" } }, "DO35": { "hide_name": 0, "bits": [ 77 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:704.9-704.13" } }, "DO4": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.82-705.85" } }, "DO5": { "hide_name": 0, "bits": [ 107 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.77-705.80" } }, "DO6": { "hide_name": 0, "bits": [ 106 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.72-705.75" } }, "DO7": { "hide_name": 0, "bits": [ 105 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.67-705.70" } }, "DO8": { "hide_name": 0, "bits": [ 104 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.62-705.65" } }, "DO9": { "hide_name": 0, "bits": [ 103 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:705.57-705.60" } }, "OCER": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:703.13-703.17" } }, "RST": { "hide_name": 0, "bits": [ 76 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:703.43-703.46" } } } }, "PFUMX": { "attributes": { "whitebox": "00000000000000000000000000000001", "abc9_box": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.1-186.10" }, "ports": { "ALUT": { "direction": "input", "bits": [ 2 ] }, "BLUT": { "direction": "input", "bits": [ 3 ] }, "C0": { "direction": "input", "bits": [ 4 ] }, "Z": { "direction": "output", "bits": [ 5 ] } }, "cells": { "$specify$946": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000001100010", "T_FALL_MIN": "00000000000000000000000001100010", "T_FALL_TYP": "00000000000000000000000001100010", "T_RISE_MAX": "00000000000000000000000001100010", "T_RISE_MIN": "00000000000000000000000001100010", "T_RISE_TYP": "00000000000000000000000001100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 5 ], "EN": [ "1" ], "SRC": [ 2 ] } }, "$specify$947": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000001100010", "T_FALL_MIN": "00000000000000000000000001100010", "T_FALL_TYP": "00000000000000000000000001100010", "T_RISE_MAX": "00000000000000000000000001100010", "T_RISE_MIN": "00000000000000000000000001100010", "T_RISE_TYP": "00000000000000000000000001100010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 5 ], "EN": [ "1" ], "SRC": [ 3 ] } }, "$specify$948": { "hide_name": 1, "type": "$specify2", "parameters": { "DST_WIDTH": "00000000000000000000000000000001", "FULL": "0", "SRC_DST_PEN": "0", "SRC_DST_POL": "0", "SRC_WIDTH": "00000000000000000000000000000001", "T_FALL_MAX": "00000000000000000000000010010111", "T_FALL_MIN": "00000000000000000000000010010111", "T_FALL_TYP": "00000000000000000000000010010111", "T_RISE_MAX": "00000000000000000000000010010111", "T_RISE_MIN": "00000000000000000000000010010111", "T_RISE_TYP": "00000000000000000000000010010111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:0.0-0.0" }, "port_directions": { "DST": "input", "EN": "input", "SRC": "input" }, "connections": { "DST": [ 5 ], "EN": [ "1" ], "SRC": [ 4 ] } }, "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:180$997": { "hide_name": 1, "type": "$mux", "parameters": { "WIDTH": "00000000000000000000000000000001" }, "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:180" }, "port_directions": { "A": "input", "B": "input", "S": "input", "Y": "output" }, "connections": { "A": [ 3 ], "B": [ 2 ], "S": [ 4 ], "Y": [ 5 ] } } }, "netnames": { "$ternary$/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:180$997_Y": { "hide_name": 1, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:180" } }, "ALUT": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.21-179.25" } }, "BLUT": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.27-179.31" } }, "C0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.33-179.35" } }, "Z": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:179.44-179.45" } } } }, "PUR": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:677.1-681.10" }, "parameter_default_values": { "RST_PULSE": "00000000000000000000000000000001" }, "ports": { "PUR": { "direction": "input", "bits": [ 2 ] } }, "cells": { }, "netnames": { "PUR": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:678.8-678.11" } } } }, "SGSR": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:690.1-693.10" }, "ports": { "GSR": { "direction": "input", "bits": [ 2 ] }, "CLK": { "direction": "input", "bits": [ 3 ] } }, "cells": { }, "netnames": { "CLK": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:691.13-691.16" } }, "GSR": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:691.8-691.11" } } } }, "TRELLIS_DPR16X4": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:189.1-225.10" }, "parameter_default_values": { "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000", "WCKMUX": "WCK", "WREMUX": "WRE" }, "ports": { "DI": { "direction": "input", "bits": [ 2, 3, 4, 5 ] }, "WAD": { "direction": "input", "bits": [ 6, 7, 8, 9 ] }, "WRE": { "direction": "input", "bits": [ 10 ] }, "WCK": { "direction": "input", "bits": [ 11 ] }, "RAD": { "direction": "input", "bits": [ 12, 13, 14, 15 ] }, "DO": { "direction": "output", "bits": [ 16, 17, 18, 19 ] } }, "cells": { }, "netnames": { "DI": { "hide_name": 0, "bits": [ 2, 3, 4, 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:190.15-190.17" } }, "DO": { "hide_name": 0, "bits": [ 16, 17, 18, 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:195.15-195.17" } }, "RAD": { "hide_name": 0, "bits": [ 12, 13, 14, 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:194.15-194.18" } }, "WAD": { "hide_name": 0, "bits": [ 6, 7, 8, 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:191.15-191.18" } }, "WCK": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:193.15-193.18" } }, "WRE": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:192.15-192.18" } } } }, "TRELLIS_FF": { "attributes": { "blackbox": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:297.1-343.10" }, "parameter_default_values": { "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001", "CLKMUX": "CLK", "GSR": "ENABLED", "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "ports": { "CLK": { "direction": "input", "bits": [ 2 ] }, "LSR": { "direction": "input", "bits": [ 3 ] }, "CE": { "direction": "input", "bits": [ 4 ] }, "DI": { "direction": "input", "bits": [ 5 ] }, "M": { "direction": "input", "bits": [ 6 ] }, "Q": { "direction": "output", "bits": [ 7 ] } }, "cells": { }, "netnames": { "CE": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:297.35-297.37" } }, "CLK": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:297.25-297.28" } }, "DI": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:297.39-297.41" } }, "LSR": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:297.30-297.33" } }, "M": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:297.43-297.44" } }, "Q": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:297.57-297.58" } } } }, "TRELLIS_IO": { "attributes": { "blackbox": "00000000000000000000000000000001", "keep": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:347.1-372.10" }, "parameter_default_values": { "DIR": "INPUT" }, "ports": { "B": { "direction": "inout", "bits": [ 2 ] }, "I": { "direction": "input", "bits": [ 3 ] }, "T": { "direction": "input", "bits": [ 4 ] }, "O": { "direction": "output", "bits": [ 5 ] } }, "cells": { }, "netnames": { "B": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:348.8-348.9" } }, "I": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:349.8-349.9" } }, "O": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:351.9-351.10" } }, "T": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:350.8-350.9" } } } }, "TRELLIS_RAM16X2": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:138.1-175.10" }, "parameter_default_values": { "INITVAL_0": "0000000000000000", "INITVAL_1": "0000000000000000", "WCKMUX": "WCK", "WREMUX": "WRE" }, "ports": { "DI0": { "direction": "input", "bits": [ 2 ] }, "DI1": { "direction": "input", "bits": [ 3 ] }, "WAD0": { "direction": "input", "bits": [ 4 ] }, "WAD1": { "direction": "input", "bits": [ 5 ] }, "WAD2": { "direction": "input", "bits": [ 6 ] }, "WAD3": { "direction": "input", "bits": [ 7 ] }, "WRE": { "direction": "input", "bits": [ 8 ] }, "WCK": { "direction": "input", "bits": [ 9 ] }, "RAD0": { "direction": "input", "bits": [ 10 ] }, "RAD1": { "direction": "input", "bits": [ 11 ] }, "RAD2": { "direction": "input", "bits": [ 12 ] }, "RAD3": { "direction": "input", "bits": [ 13 ] }, "DO0": { "direction": "output", "bits": [ 14 ] }, "DO1": { "direction": "output", "bits": [ 15 ] } }, "cells": { }, "netnames": { "DI0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:139.8-139.11" } }, "DI1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:139.13-139.16" } }, "DO0": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:143.9-143.12" } }, "DO1": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:143.14-143.17" } }, "RAD0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:142.8-142.12" } }, "RAD1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:142.14-142.18" } }, "RAD2": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:142.20-142.24" } }, "RAD3": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:142.26-142.30" } }, "WAD0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:140.8-140.12" } }, "WAD1": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:140.14-140.18" } }, "WAD2": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:140.20-140.24" } }, "WAD3": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:140.26-140.30" } }, "WCK": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:141.13-141.16" } }, "WRE": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:141.8-141.11" } } } }, "TRELLIS_SLICE": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:382.1-553.10" }, "parameter_default_values": { "A0MUX": "A0", "A1MUX": "A1", "B0MUX": "B0", "B1MUX": "B1", "C0MUX": "C0", "C1MUX": "C1", "CCU2_INJECT1_0": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111001001111", "CCU2_INJECT1_1": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111001001111", "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001", "CLKMUX": "CLK", "D0MUX": "D0", "D1MUX": "D1", "GSR": "ENABLED", "LSRMUX": "LSR", "LUT0_INITVAL": "0000000000000000", "LUT1_INITVAL": "0000000000000000", "MODE": "LOGIC", "REG0_LSRMODE": "LSR", "REG0_REGSET": "RESET", "REG0_SD": "0 ", "REG1_LSRMODE": "LSR", "REG1_REGSET": "RESET", "REG1_SD": "0 ", "SRMODE": "LSR_OVER_CE", "WCKMUX": "WCK", "WREMUX": "WRE" }, "ports": { "A0": { "direction": "input", "bits": [ 2 ] }, "B0": { "direction": "input", "bits": [ 3 ] }, "C0": { "direction": "input", "bits": [ 4 ] }, "D0": { "direction": "input", "bits": [ 5 ] }, "A1": { "direction": "input", "bits": [ 6 ] }, "B1": { "direction": "input", "bits": [ 7 ] }, "C1": { "direction": "input", "bits": [ 8 ] }, "D1": { "direction": "input", "bits": [ 9 ] }, "M0": { "direction": "input", "bits": [ 10 ] }, "M1": { "direction": "input", "bits": [ 11 ] }, "FCI": { "direction": "input", "bits": [ 12 ] }, "FXA": { "direction": "input", "bits": [ 13 ] }, "FXB": { "direction": "input", "bits": [ 14 ] }, "CLK": { "direction": "input", "bits": [ 15 ] }, "LSR": { "direction": "input", "bits": [ 16 ] }, "CE": { "direction": "input", "bits": [ 17 ] }, "DI0": { "direction": "input", "bits": [ 18 ] }, "DI1": { "direction": "input", "bits": [ 19 ] }, "WD0": { "direction": "input", "bits": [ 20 ] }, "WD1": { "direction": "input", "bits": [ 21 ] }, "WAD0": { "direction": "input", "bits": [ 22 ] }, "WAD1": { "direction": "input", "bits": [ 23 ] }, "WAD2": { "direction": "input", "bits": [ 24 ] }, "WAD3": { "direction": "input", "bits": [ 25 ] }, "WRE": { "direction": "input", "bits": [ 26 ] }, "WCK": { "direction": "input", "bits": [ 27 ] }, "F0": { "direction": "output", "bits": [ 28 ] }, "Q0": { "direction": "output", "bits": [ 29 ] }, "F1": { "direction": "output", "bits": [ 30 ] }, "Q1": { "direction": "output", "bits": [ 31 ] }, "FCO": { "direction": "output", "bits": [ 32 ] }, "OFX0": { "direction": "output", "bits": [ 33 ] }, "OFX1": { "direction": "output", "bits": [ 34 ] }, "WDO0": { "direction": "output", "bits": [ 35 ] }, "WDO1": { "direction": "output", "bits": [ 36 ] }, "WDO2": { "direction": "output", "bits": [ 37 ] }, "WDO3": { "direction": "output", "bits": [ 38 ] }, "WADO0": { "direction": "output", "bits": [ 39 ] }, "WADO1": { "direction": "output", "bits": [ 40 ] }, "WADO2": { "direction": "output", "bits": [ 41 ] }, "WADO3": { "direction": "output", "bits": [ 42 ] } }, "cells": { }, "netnames": { "A0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:383.8-383.10" } }, "A1": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:384.8-384.10" } }, "B0": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:383.12-383.14" } }, "B1": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:384.12-384.14" } }, "C0": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:383.16-383.18" } }, "C1": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:384.16-384.18" } }, "CE": { "hide_name": 0, "bits": [ 17 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:388.18-388.20" } }, "CLK": { "hide_name": 0, "bits": [ 15 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:388.8-388.11" } }, "D0": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:383.20-383.22" } }, "D1": { "hide_name": 0, "bits": [ 9 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:384.20-384.22" } }, "DI0": { "hide_name": 0, "bits": [ 18 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:389.8-389.11" } }, "DI1": { "hide_name": 0, "bits": [ 19 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:389.13-389.16" } }, "F0": { "hide_name": 0, "bits": [ 28 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:395.9-395.11" } }, "F1": { "hide_name": 0, "bits": [ 30 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:396.9-396.11" } }, "FCI": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:386.8-386.11" } }, "FCO": { "hide_name": 0, "bits": [ 32 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:397.9-397.12" } }, "FXA": { "hide_name": 0, "bits": [ 13 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:386.13-386.16" } }, "FXB": { "hide_name": 0, "bits": [ 14 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:386.18-386.21" } }, "LSR": { "hide_name": 0, "bits": [ 16 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:388.13-388.16" } }, "M0": { "hide_name": 0, "bits": [ 10 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:385.8-385.10" } }, "M1": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:385.12-385.14" } }, "OFX0": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:397.14-397.18" } }, "OFX1": { "hide_name": 0, "bits": [ 34 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:397.20-397.24" } }, "Q0": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:395.13-395.15" } }, "Q1": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:396.13-396.15" } }, "WAD0": { "hide_name": 0, "bits": [ 22 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:392.8-392.12" } }, "WAD1": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:392.14-392.18" } }, "WAD2": { "hide_name": 0, "bits": [ 24 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:392.20-392.24" } }, "WAD3": { "hide_name": 0, "bits": [ 25 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:392.26-392.30" } }, "WADO0": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:400.9-400.14" } }, "WADO1": { "hide_name": 0, "bits": [ 40 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:400.16-400.21" } }, "WADO2": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:400.23-400.28" } }, "WADO3": { "hide_name": 0, "bits": [ 42 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:400.30-400.35" } }, "WCK": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:393.13-393.16" } }, "WD0": { "hide_name": 0, "bits": [ 20 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:391.8-391.11" } }, "WD1": { "hide_name": 0, "bits": [ 21 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:391.13-391.16" } }, "WDO0": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:399.9-399.13" } }, "WDO1": { "hide_name": 0, "bits": [ 36 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:399.15-399.19" } }, "WDO2": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:399.21-399.25" } }, "WDO3": { "hide_name": 0, "bits": [ 38 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:399.27-399.31" } }, "WRE": { "hide_name": 0, "bits": [ 26 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_sim.v:393.8-393.11" } } } }, "TSHX2DQA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:276.1-282.10" }, "parameter_default_values": { "GSR": "ENABLED", "REGSET": "SET" }, "ports": { "T0": { "direction": "input", "bits": [ 2 ] }, "T1": { "direction": "input", "bits": [ 3 ] }, "SCLK": { "direction": "input", "bits": [ 4 ] }, "ECLK": { "direction": "input", "bits": [ 5 ] }, "DQSW270": { "direction": "input", "bits": [ 6 ] }, "RST": { "direction": "input", "bits": [ 7 ] }, "Q": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "DQSW270": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:277.28-277.35" } }, "ECLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:277.22-277.26" } }, "Q": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:278.9-278.10" } }, "RST": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:277.37-277.40" } }, "SCLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:277.16-277.20" } }, "T0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:277.8-277.10" } }, "T1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:277.12-277.14" } } } }, "TSHX2DQSA": { "attributes": { "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:285.1-291.10" }, "parameter_default_values": { "GSR": "ENABLED", "REGSET": "SET" }, "ports": { "T0": { "direction": "input", "bits": [ 2 ] }, "T1": { "direction": "input", "bits": [ 3 ] }, "SCLK": { "direction": "input", "bits": [ 4 ] }, "ECLK": { "direction": "input", "bits": [ 5 ] }, "DQSW": { "direction": "input", "bits": [ 6 ] }, "RST": { "direction": "input", "bits": [ 7 ] }, "Q": { "direction": "output", "bits": [ 8 ] } }, "cells": { }, "netnames": { "DQSW": { "hide_name": 0, "bits": [ 6 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:286.28-286.32" } }, "ECLK": { "hide_name": 0, "bits": [ 5 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:286.22-286.26" } }, "Q": { "hide_name": 0, "bits": [ 8 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:287.9-287.10" } }, "RST": { "hide_name": 0, "bits": [ 7 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:286.34-286.37" } }, "SCLK": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:286.16-286.20" } }, "T0": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:286.8-286.10" } }, "T1": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:286.12-286.14" } } } }, "USRMCLK": { "attributes": { "keep": "00000000000000000000000000000001", "blackbox": "00000000000000000000000000000001", "cells_not_processed": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:160.1-164.10" }, "ports": { "USRMCLKI": { "direction": "input", "bits": [ 2 ] }, "USRMCLKTS": { "direction": "input", "bits": [ 3 ] }, "USRMCLKO": { "direction": "output", "bits": [ 4 ] } }, "cells": { }, "netnames": { "USRMCLKI": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:161.8-161.16" } }, "USRMCLKO": { "hide_name": 0, "bits": [ 4 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:162.9-162.17" } }, "USRMCLKTS": { "hide_name": 0, "bits": [ 3 ], "attributes": { "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_bb.v:161.18-161.27" } } } }, "top": { "attributes": { "top": "00000000000000000000000000000001", "src": "io_wrapper.v:1.1-46.10" }, "ports": { "clk_pin": { "direction": "input", "bits": [ 2 ] }, "led_pin": { "direction": "output", "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ] }, "clken_pin": { "direction": "output", "bits": [ 11 ] } }, "cells": { "clk_buf": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "INPUT" }, "attributes": { "IO_TYPE": "LVDS", "LOC": "A4", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:17.29-17.59" }, "port_directions": { "B": "inout", "O": "output" }, "connections": { "B": [ 2 ], "O": [ 12 ] } }, "clken_buf": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "OUTPUT" }, "attributes": { "IO_TYPE": "LVCMOS33", "LOC": "C12", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:37.30-37.65" }, "port_directions": { "B": "inout", "I": "input" }, "connections": { "B": [ 11 ], "I": [ "1" ] } }, "divclk_CCU2C_B0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:13|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 13 ], "B1": [ 14 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 15 ], "COUT": [ 16 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 17 ], "S1": [ 18 ] } }, "divclk_CCU2C_B0_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:13|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 19 ], "B1": [ 20 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 15 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 21 ], "S1": [ 22 ] } }, "divclk_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:12.1-13.29|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 12 ], "DI": [ 18 ], "LSR": [ "0" ], "Q": [ 14 ] } }, "divclk_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:12.1-13.29|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 12 ], "DI": [ 17 ], "LSR": [ "0" ], "Q": [ 13 ] } }, "divclk_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:12.1-13.29|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 12 ], "DI": [ 22 ], "LSR": [ "0" ], "Q": [ 20 ] } }, "divclk_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:12.1-13.29|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 12 ], "DI": [ 21 ], "LSR": [ "0" ], "Q": [ 19 ] } }, "divclk_TRELLIS_FF_Q_DI_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:13|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 23 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 16 ], "COUT": [ 24 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 25 ], "S1": [ 26 ] } }, "led_buf_0": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "OUTPUT" }, "attributes": { "IO_TYPE": "LVCMOS25", "LOC": "E16", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:20.30-20.69" }, "port_directions": { "B": "inout", "I": "input" }, "connections": { "B": [ 3 ], "I": [ 27 ] } }, "led_buf_0_I_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 28 ], "Z": [ 27 ] } }, "led_buf_1": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "OUTPUT" }, "attributes": { "IO_TYPE": "LVCMOS25", "LOC": "D17", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:22.30-22.69" }, "port_directions": { "B": "inout", "I": "input" }, "connections": { "B": [ 4 ], "I": [ 29 ] } }, "led_buf_1_I_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 30 ], "Z": [ 29 ] } }, "led_buf_2": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "OUTPUT" }, "attributes": { "IO_TYPE": "LVCMOS25", "LOC": "D18", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:24.30-24.69" }, "port_directions": { "B": "inout", "I": "input" }, "connections": { "B": [ 5 ], "I": [ 31 ] } }, "led_buf_2_I_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 32 ], "Z": [ 31 ] } }, "led_buf_3": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "OUTPUT" }, "attributes": { "IO_TYPE": "LVCMOS25", "LOC": "E18", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:26.30-26.69" }, "port_directions": { "B": "inout", "I": "input" }, "connections": { "B": [ 6 ], "I": [ 33 ] } }, "led_buf_3_I_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 34 ], "Z": [ 33 ] } }, "led_buf_4": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "OUTPUT" }, "attributes": { "IO_TYPE": "LVCMOS25", "LOC": "F17", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:28.30-28.69" }, "port_directions": { "B": "inout", "I": "input" }, "connections": { "B": [ 7 ], "I": [ 35 ] } }, "led_buf_4_I_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 36 ], "Z": [ 35 ] } }, "led_buf_5": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "OUTPUT" }, "attributes": { "IO_TYPE": "LVCMOS25", "LOC": "F18", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:30.30-30.69" }, "port_directions": { "B": "inout", "I": "input" }, "connections": { "B": [ 8 ], "I": [ 37 ] } }, "led_buf_5_I_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 38 ], "Z": [ 37 ] } }, "led_buf_6": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "OUTPUT" }, "attributes": { "IO_TYPE": "LVCMOS25", "LOC": "E17", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:32.30-32.69" }, "port_directions": { "B": "inout", "I": "input" }, "connections": { "B": [ 9 ], "I": [ 39 ] } }, "led_buf_6_I_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 40 ], "Z": [ 39 ] } }, "led_buf_7": { "hide_name": 0, "type": "TRELLIS_IO", "parameters": { "DIR": "OUTPUT" }, "attributes": { "IO_TYPE": "LVCMOS25", "LOC": "F16", "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:34.30-34.69" }, "port_directions": { "B": "inout", "I": "input" }, "connections": { "B": [ 10 ], "I": [ 41 ] } }, "led_buf_7_I_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 42 ], "Z": [ 41 ] } }, "soc.clk_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:12.1-13.29|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 12 ], "DI": [ 25 ], "LSR": [ "0" ], "Q": [ 23 ] } }, "soc.cpu.alu_out_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 44 ], "C": [ 45 ], "D": [ 46 ], "Z": [ 47 ] } }, "soc.cpu.alu_out_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 48 ], "C": [ 49 ], "D": [ 50 ], "Z": [ 51 ] } }, "soc.cpu.alu_out_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 52 ], "D": [ 53 ], "Z": [ 54 ] } }, "soc.cpu.alu_out_LUT4_Z_10_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 55 ], "B": [ 56 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 52 ] } }, "soc.cpu.alu_out_LUT4_Z_10_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 59 ], "C": [ 60 ], "D": [ 61 ], "Z": [ 53 ] } }, "soc.cpu.alu_out_LUT4_Z_10_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 59 ], "D": [ 60 ], "Z": [ 61 ] } }, "soc.cpu.alu_out_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 64 ], "C": [ 65 ], "D": [ 66 ], "Z": [ 67 ] } }, "soc.cpu.alu_out_LUT4_Z_11_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 68 ], "D": [ 69 ], "Z": [ 64 ] } }, "soc.cpu.alu_out_LUT4_Z_11_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 70 ], "B": [ 71 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 65 ] } }, "soc.cpu.alu_out_LUT4_Z_11_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 68 ], "A1": [ 59 ], "B0": [ 69 ], "B1": [ 60 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 72 ], "COUT": [ 73 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 70 ], "S1": [ 55 ] } }, "soc.cpu.alu_out_LUT4_Z_11_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 68 ], "A1": [ 59 ], "B0": [ 69 ], "B1": [ 60 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 74 ], "COUT": [ 75 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 71 ], "S1": [ 56 ] } }, "soc.cpu.alu_out_LUT4_Z_11_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 68 ], "D": [ 69 ], "Z": [ 66 ] } }, "soc.cpu.alu_out_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 76 ], "C": [ 77 ], "D": [ 78 ], "Z": [ 79 ] } }, "soc.cpu.alu_out_LUT4_Z_12_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 80 ], "D": [ 81 ], "Z": [ 76 ] } }, "soc.cpu.alu_out_LUT4_Z_12_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 82 ], "B": [ 83 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 77 ] } }, "soc.cpu.alu_out_LUT4_Z_12_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 80 ], "D": [ 81 ], "Z": [ 78 ] } }, "soc.cpu.alu_out_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 84 ], "D": [ 85 ], "Z": [ 86 ] } }, "soc.cpu.alu_out_LUT4_Z_13_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 87 ], "B": [ 88 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 84 ] } }, "soc.cpu.alu_out_LUT4_Z_13_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 89 ], "A1": [ 80 ], "B0": [ 90 ], "B1": [ 81 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 91 ], "COUT": [ 72 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 87 ], "S1": [ 82 ] } }, "soc.cpu.alu_out_LUT4_Z_13_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 89 ], "A1": [ 80 ], "B0": [ 90 ], "B1": [ 81 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 92 ], "COUT": [ 74 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 88 ], "S1": [ 83 ] } }, "soc.cpu.alu_out_LUT4_Z_13_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 89 ], "C": [ 90 ], "D": [ 93 ], "Z": [ 85 ] } }, "soc.cpu.alu_out_LUT4_Z_13_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 89 ], "D": [ 90 ], "Z": [ 93 ] } }, "soc.cpu.alu_out_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 94 ], "C": [ 95 ], "D": [ 96 ], "Z": [ 97 ] } }, "soc.cpu.alu_out_LUT4_Z_14_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 98 ], "D": [ 99 ], "Z": [ 94 ] } }, "soc.cpu.alu_out_LUT4_Z_14_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 100 ], "B": [ 101 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 95 ] } }, "soc.cpu.alu_out_LUT4_Z_14_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 98 ], "D": [ 99 ], "Z": [ 96 ] } }, "soc.cpu.alu_out_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 102 ], "C": [ 103 ], "D": [ 104 ], "Z": [ 105 ] } }, "soc.cpu.alu_out_LUT4_Z_15_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 106 ], "D": [ 107 ], "Z": [ 102 ] } }, "soc.cpu.alu_out_LUT4_Z_15_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 108 ], "B": [ 109 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 103 ] } }, "soc.cpu.alu_out_LUT4_Z_15_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 106 ], "A1": [ 98 ], "B0": [ 107 ], "B1": [ 99 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 110 ], "COUT": [ 91 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 108 ], "S1": [ 100 ] } }, "soc.cpu.alu_out_LUT4_Z_15_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 106 ], "A1": [ 98 ], "B0": [ 107 ], "B1": [ 99 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 111 ], "COUT": [ 92 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 109 ], "S1": [ 101 ] } }, "soc.cpu.alu_out_LUT4_Z_15_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 106 ], "D": [ 107 ], "Z": [ 104 ] } }, "soc.cpu.alu_out_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 112 ], "C": [ 113 ], "D": [ 114 ], "Z": [ 115 ] } }, "soc.cpu.alu_out_LUT4_Z_16_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 112 ], "B": [ 116 ], "C": [ 117 ], "D": [ 118 ], "Z": [ 119 ] } }, "soc.cpu.alu_out_LUT4_Z_16_B_LUT4_A_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000001001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 120 ], "B": [ 121 ], "C": [ 122 ], "D": [ 123 ], "Z": [ 118 ] } }, "soc.cpu.alu_out_LUT4_Z_16_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 124 ], "D": [ 125 ], "Z": [ 112 ] } }, "soc.cpu.alu_out_LUT4_Z_16_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 126 ], "B": [ 127 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 113 ] } }, "soc.cpu.alu_out_LUT4_Z_16_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 124 ], "D": [ 125 ], "Z": [ 114 ] } }, "soc.cpu.alu_out_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 128 ], "C": [ 129 ], "D": [ 130 ], "Z": [ 131 ] } }, "soc.cpu.alu_out_LUT4_Z_17_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 132 ], "B": [ 133 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 128 ] } }, "soc.cpu.alu_out_LUT4_Z_17_B_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 134 ], "A1": [ 124 ], "B0": [ 135 ], "B1": [ 125 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 136 ], "COUT": [ 110 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 132 ], "S1": [ 126 ] } }, "soc.cpu.alu_out_LUT4_Z_17_B_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 134 ], "A1": [ 124 ], "B0": [ 135 ], "B1": [ 125 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 137 ], "COUT": [ 111 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 133 ], "S1": [ 127 ] } }, "soc.cpu.alu_out_LUT4_Z_17_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 43 ], "C": [ 134 ], "D": [ 135 ], "Z": [ 129 ] } }, "soc.cpu.alu_out_LUT4_Z_17_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 134 ], "D": [ 135 ], "Z": [ 130 ] } }, "soc.cpu.alu_out_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 138 ], "C": [ 139 ], "D": [ 140 ], "Z": [ 141 ] } }, "soc.cpu.alu_out_LUT4_Z_18_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 138 ], "B": [ 142 ], "C": [ 143 ], "D": [ 144 ], "Z": [ 145 ] } }, "soc.cpu.alu_out_LUT4_Z_18_B_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000001001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 146 ], "B": [ 147 ], "C": [ 148 ], "D": [ 149 ], "Z": [ 143 ] } }, "soc.cpu.alu_out_LUT4_Z_18_B_LUT4_A_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000001001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 150 ], "B": [ 151 ], "C": [ 152 ], "D": [ 153 ], "Z": [ 144 ] } }, "soc.cpu.alu_out_LUT4_Z_18_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 154 ], "D": [ 155 ], "Z": [ 138 ] } }, "soc.cpu.alu_out_LUT4_Z_18_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 156 ], "B": [ 157 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 139 ] } }, "soc.cpu.alu_out_LUT4_Z_18_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 154 ], "D": [ 155 ], "Z": [ 140 ] } }, "soc.cpu.alu_out_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 158 ], "C": [ 159 ], "D": [ 160 ], "Z": [ 161 ] } }, "soc.cpu.alu_out_LUT4_Z_19_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 158 ], "B": [ 162 ], "C": [ 163 ], "D": [ 164 ], "Z": [ 165 ] } }, "soc.cpu.alu_out_LUT4_Z_19_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 166 ], "D": [ 167 ], "Z": [ 158 ] } }, "soc.cpu.alu_out_LUT4_Z_19_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 168 ], "B": [ 169 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 159 ] } }, "soc.cpu.alu_out_LUT4_Z_19_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 166 ], "A1": [ 154 ], "B0": [ 167 ], "B1": [ 155 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 170 ], "COUT": [ 136 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 168 ], "S1": [ 156 ] } }, "soc.cpu.alu_out_LUT4_Z_19_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 166 ], "A1": [ 154 ], "B0": [ 167 ], "B1": [ 155 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 171 ], "COUT": [ 137 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 169 ], "S1": [ 157 ] } }, "soc.cpu.alu_out_LUT4_Z_19_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 166 ], "D": [ 167 ], "Z": [ 160 ] } }, "soc.cpu.alu_out_LUT4_Z_1_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 172 ], "D": [ 173 ], "Z": [ 48 ] } }, "soc.cpu.alu_out_LUT4_Z_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 174 ], "B": [ 175 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 49 ] } }, "soc.cpu.alu_out_LUT4_Z_1_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 172 ], "D": [ 173 ], "Z": [ 50 ] } }, "soc.cpu.alu_out_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 176 ], "C": [ 177 ], "D": [ 178 ], "Z": [ 179 ] } }, "soc.cpu.alu_out_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 180 ], "D": [ 181 ], "Z": [ 182 ] } }, "soc.cpu.alu_out_LUT4_Z_20_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 183 ], "B": [ 184 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 180 ] } }, "soc.cpu.alu_out_LUT4_Z_20_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 185 ], "C": [ 186 ], "D": [ 187 ], "Z": [ 181 ] } }, "soc.cpu.alu_out_LUT4_Z_20_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 185 ], "D": [ 186 ], "Z": [ 187 ] } }, "soc.cpu.alu_out_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 188 ], "C": [ 189 ], "D": [ 190 ], "Z": [ 191 ] } }, "soc.cpu.alu_out_LUT4_Z_21_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 188 ], "B": [ 192 ], "C": [ 193 ], "D": [ 194 ], "Z": [ 195 ] } }, "soc.cpu.alu_out_LUT4_Z_21_B_LUT4_A_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000001001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 185 ], "B": [ 186 ], "C": [ 59 ], "D": [ 60 ], "Z": [ 194 ] } }, "soc.cpu.alu_out_LUT4_Z_21_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 196 ], "D": [ 197 ], "Z": [ 188 ] } }, "soc.cpu.alu_out_LUT4_Z_21_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 198 ], "B": [ 199 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 189 ] } }, "soc.cpu.alu_out_LUT4_Z_21_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 196 ], "A1": [ 185 ], "B0": [ 197 ], "B1": [ 186 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 200 ], "COUT": [ 170 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 198 ], "S1": [ 183 ] } }, "soc.cpu.alu_out_LUT4_Z_21_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 196 ], "A1": [ 185 ], "B0": [ 197 ], "B1": [ 186 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 201 ], "COUT": [ 171 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 199 ], "S1": [ 184 ] } }, "soc.cpu.alu_out_LUT4_Z_21_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 196 ], "D": [ 197 ], "Z": [ 190 ] } }, "soc.cpu.alu_out_LUT4_Z_22": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 202 ], "D": [ 203 ], "Z": [ 204 ] } }, "soc.cpu.alu_out_LUT4_Z_22_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 205 ], "B": [ 206 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 202 ] } }, "soc.cpu.alu_out_LUT4_Z_22_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 192 ], "C": [ 193 ], "D": [ 207 ], "Z": [ 203 ] } }, "soc.cpu.alu_out_LUT4_Z_22_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 192 ], "D": [ 193 ], "Z": [ 207 ] } }, "soc.cpu.alu_out_LUT4_Z_23": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 208 ], "D": [ 209 ], "Z": [ 210 ] } }, "soc.cpu.alu_out_LUT4_Z_23_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 211 ], "B": [ 212 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 208 ] } }, "soc.cpu.alu_out_LUT4_Z_23_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 150 ], "A1": [ 192 ], "B0": [ 151 ], "B1": [ 193 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 213 ], "COUT": [ 200 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 211 ], "S1": [ 205 ] } }, "soc.cpu.alu_out_LUT4_Z_23_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 150 ], "A1": [ 192 ], "B0": [ 151 ], "B1": [ 193 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 214 ], "COUT": [ 201 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 212 ], "S1": [ 206 ] } }, "soc.cpu.alu_out_LUT4_Z_23_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 150 ], "C": [ 151 ], "D": [ 215 ], "Z": [ 209 ] } }, "soc.cpu.alu_out_LUT4_Z_23_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 150 ], "D": [ 151 ], "Z": [ 215 ] } }, "soc.cpu.alu_out_LUT4_Z_24": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 216 ], "D": [ 217 ], "Z": [ 218 ] } }, "soc.cpu.alu_out_LUT4_Z_24_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 219 ], "B": [ 220 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 216 ] } }, "soc.cpu.alu_out_LUT4_Z_24_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 148 ], "C": [ 149 ], "D": [ 221 ], "Z": [ 217 ] } }, "soc.cpu.alu_out_LUT4_Z_24_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 148 ], "D": [ 149 ], "Z": [ 221 ] } }, "soc.cpu.alu_out_LUT4_Z_25": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 222 ], "D": [ 223 ], "Z": [ 224 ] } }, "soc.cpu.alu_out_LUT4_Z_25_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 225 ], "B": [ 226 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 222 ] } }, "soc.cpu.alu_out_LUT4_Z_25_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 122 ], "A1": [ 148 ], "B0": [ 123 ], "B1": [ 149 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 227 ], "COUT": [ 213 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 225 ], "S1": [ 219 ] } }, "soc.cpu.alu_out_LUT4_Z_25_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 122 ], "A1": [ 148 ], "B0": [ 123 ], "B1": [ 149 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 228 ], "COUT": [ 214 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 226 ], "S1": [ 220 ] } }, "soc.cpu.alu_out_LUT4_Z_25_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 122 ], "C": [ 123 ], "D": [ 229 ], "Z": [ 223 ] } }, "soc.cpu.alu_out_LUT4_Z_25_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 122 ], "D": [ 123 ], "Z": [ 229 ] } }, "soc.cpu.alu_out_LUT4_Z_26": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 230 ], "D": [ 231 ], "Z": [ 232 ] } }, "soc.cpu.alu_out_LUT4_Z_26_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 233 ], "B": [ 234 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 230 ] } }, "soc.cpu.alu_out_LUT4_Z_26_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 120 ], "C": [ 121 ], "D": [ 235 ], "Z": [ 231 ] } }, "soc.cpu.alu_out_LUT4_Z_26_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 120 ], "D": [ 121 ], "Z": [ 235 ] } }, "soc.cpu.alu_out_LUT4_Z_27": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 236 ], "D": [ 237 ], "Z": [ 238 ] } }, "soc.cpu.alu_out_LUT4_Z_27_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 239 ], "B": [ 240 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 236 ] } }, "soc.cpu.alu_out_LUT4_Z_27_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 146 ], "A1": [ 120 ], "B0": [ 147 ], "B1": [ 121 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 241 ], "COUT": [ 227 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 239 ], "S1": [ 233 ] } }, "soc.cpu.alu_out_LUT4_Z_27_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 146 ], "A1": [ 120 ], "B0": [ 147 ], "B1": [ 121 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 242 ], "COUT": [ 228 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 240 ], "S1": [ 234 ] } }, "soc.cpu.alu_out_LUT4_Z_27_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 146 ], "C": [ 147 ], "D": [ 243 ], "Z": [ 237 ] } }, "soc.cpu.alu_out_LUT4_Z_27_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 146 ], "D": [ 147 ], "Z": [ 243 ] } }, "soc.cpu.alu_out_LUT4_Z_28": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 162 ], "C": [ 244 ], "D": [ 245 ], "Z": [ 246 ] } }, "soc.cpu.alu_out_LUT4_Z_28_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 247 ], "D": [ 248 ], "Z": [ 162 ] } }, "soc.cpu.alu_out_LUT4_Z_28_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 249 ], "B": [ 250 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 244 ] } }, "soc.cpu.alu_out_LUT4_Z_28_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 247 ], "D": [ 248 ], "Z": [ 245 ] } }, "soc.cpu.alu_out_LUT4_Z_29": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 142 ], "C": [ 251 ], "D": [ 252 ], "Z": [ 253 ] } }, "soc.cpu.alu_out_LUT4_Z_29_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 254 ], "D": [ 255 ], "Z": [ 142 ] } }, "soc.cpu.alu_out_LUT4_Z_29_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 256 ], "B": [ 257 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 251 ] } }, "soc.cpu.alu_out_LUT4_Z_29_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 254 ], "A1": [ 247 ], "B0": [ 255 ], "B1": [ 248 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 258 ], "COUT": [ 241 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 256 ], "S1": [ 249 ] } }, "soc.cpu.alu_out_LUT4_Z_29_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 254 ], "A1": [ 247 ], "B0": [ 255 ], "B1": [ 248 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 259 ], "COUT": [ 242 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 257 ], "S1": [ 250 ] } }, "soc.cpu.alu_out_LUT4_Z_29_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 254 ], "D": [ 255 ], "Z": [ 252 ] } }, "soc.cpu.alu_out_LUT4_Z_2_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 176 ], "B": [ 94 ], "C": [ 89 ], "D": [ 90 ], "Z": [ 163 ] } }, "soc.cpu.alu_out_LUT4_Z_2_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 260 ], "D": [ 261 ], "Z": [ 176 ] } }, "soc.cpu.alu_out_LUT4_Z_2_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 262 ], "B": [ 263 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 177 ] } }, "soc.cpu.alu_out_LUT4_Z_2_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 260 ], "D": [ 261 ], "Z": [ 178 ] } }, "soc.cpu.alu_out_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 264 ], "C": [ 265 ], "D": [ 266 ], "Z": [ 267 ] } }, "soc.cpu.alu_out_LUT4_Z_30": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 268 ], "D": [ 269 ], "Z": [ 270 ] } }, "soc.cpu.alu_out_LUT4_Z_30_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 271 ], "B": [ 272 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 268 ] } }, "soc.cpu.alu_out_LUT4_Z_30_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 273 ], "C": [ 274 ], "D": [ 275 ], "Z": [ 269 ] } }, "soc.cpu.alu_out_LUT4_Z_30_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 273 ], "D": [ 274 ], "Z": [ 275 ] } }, "soc.cpu.alu_out_LUT4_Z_31": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 276 ], "B": [ 277 ], "C": [ 278 ], "D": [ 279 ], "Z": [ 280 ] } }, "soc.cpu.alu_out_LUT4_Z_31_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 281 ], "B": [ 282 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 278 ] } }, "soc.cpu.alu_out_LUT4_Z_31_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 116 ], "A1": [ 273 ], "B0": [ 117 ], "B1": [ 274 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 258 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 281 ], "S1": [ 271 ] } }, "soc.cpu.alu_out_LUT4_Z_31_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 116 ], "A1": [ 273 ], "B0": [ 117 ], "B1": [ 274 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 259 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 282 ], "S1": [ 272 ] } }, "soc.cpu.alu_out_LUT4_Z_31_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 116 ], "C": [ 117 ], "D": [ 283 ], "Z": [ 279 ] } }, "soc.cpu.alu_out_LUT4_Z_31_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 116 ], "D": [ 117 ], "Z": [ 283 ] } }, "soc.cpu.alu_out_LUT4_Z_3_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 284 ], "D": [ 285 ], "Z": [ 264 ] } }, "soc.cpu.alu_out_LUT4_Z_3_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 286 ], "B": [ 287 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 265 ] } }, "soc.cpu.alu_out_LUT4_Z_3_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 284 ], "A1": [ 260 ], "B0": [ 285 ], "B1": [ 261 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 288 ], "COUT": [ 289 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 286 ], "S1": [ 262 ] } }, "soc.cpu.alu_out_LUT4_Z_3_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 284 ], "A1": [ 260 ], "B0": [ 285 ], "B1": [ 261 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 290 ], "COUT": [ 291 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 287 ], "S1": [ 263 ] } }, "soc.cpu.alu_out_LUT4_Z_3_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 284 ], "D": [ 285 ], "Z": [ 266 ] } }, "soc.cpu.alu_out_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 292 ], "C": [ 293 ], "D": [ 294 ], "Z": [ 295 ] } }, "soc.cpu.alu_out_LUT4_Z_4_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 292 ], "B": [ 48 ], "C": [ 296 ], "D": [ 119 ], "Z": [ 297 ] } }, "soc.cpu.alu_out_LUT4_Z_4_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 298 ], "D": [ 299 ], "Z": [ 292 ] } }, "soc.cpu.alu_out_LUT4_Z_4_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 300 ], "B": [ 301 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 293 ] } }, "soc.cpu.alu_out_LUT4_Z_4_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 298 ], "D": [ 299 ], "Z": [ 294 ] } }, "soc.cpu.alu_out_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 302 ], "D": [ 303 ], "Z": [ 304 ] } }, "soc.cpu.alu_out_LUT4_Z_5_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 305 ], "B": [ 306 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 302 ] } }, "soc.cpu.alu_out_LUT4_Z_5_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 307 ], "A1": [ 298 ], "B0": [ 308 ], "B1": [ 299 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 309 ], "COUT": [ 288 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 305 ], "S1": [ 300 ] } }, "soc.cpu.alu_out_LUT4_Z_5_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 307 ], "A1": [ 298 ], "B0": [ 308 ], "B1": [ 299 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 310 ], "COUT": [ 290 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 306 ], "S1": [ 301 ] } }, "soc.cpu.alu_out_LUT4_Z_5_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 307 ], "C": [ 308 ], "D": [ 311 ], "Z": [ 303 ] } }, "soc.cpu.alu_out_LUT4_Z_5_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 307 ], "D": [ 308 ], "Z": [ 311 ] } }, "soc.cpu.alu_out_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 312 ], "C": [ 313 ], "D": [ 314 ], "Z": [ 315 ] } }, "soc.cpu.alu_out_LUT4_Z_6_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 316 ], "D": [ 317 ], "Z": [ 312 ] } }, "soc.cpu.alu_out_LUT4_Z_6_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 318 ], "B": [ 319 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 313 ] } }, "soc.cpu.alu_out_LUT4_Z_6_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 316 ], "D": [ 317 ], "Z": [ 314 ] } }, "soc.cpu.alu_out_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 320 ], "C": [ 321 ], "D": [ 322 ], "Z": [ 323 ] } }, "soc.cpu.alu_out_LUT4_Z_7_B_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 102 ], "B": [ 320 ], "C": [ 76 ], "D": [ 264 ], "Z": [ 164 ] } }, "soc.cpu.alu_out_LUT4_Z_7_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 324 ], "D": [ 325 ], "Z": [ 320 ] } }, "soc.cpu.alu_out_LUT4_Z_7_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 326 ], "B": [ 327 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 321 ] } }, "soc.cpu.alu_out_LUT4_Z_7_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 324 ], "A1": [ 316 ], "B0": [ 325 ], "B1": [ 317 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 328 ], "COUT": [ 309 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 326 ], "S1": [ 318 ] } }, "soc.cpu.alu_out_LUT4_Z_7_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 324 ], "A1": [ 316 ], "B0": [ 325 ], "B1": [ 317 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 329 ], "COUT": [ 310 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 327 ], "S1": [ 319 ] } }, "soc.cpu.alu_out_LUT4_Z_7_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 324 ], "D": [ 325 ], "Z": [ 322 ] } }, "soc.cpu.alu_out_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 330 ], "C": [ 331 ], "D": [ 332 ], "Z": [ 333 ] } }, "soc.cpu.alu_out_LUT4_Z_8_B_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 64 ], "B": [ 330 ], "C": [ 195 ], "D": [ 334 ], "Z": [ 335 ] } }, "soc.cpu.alu_out_LUT4_Z_8_B_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000001001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 273 ], "B": [ 274 ], "C": [ 134 ], "D": [ 135 ], "Z": [ 334 ] } }, "soc.cpu.alu_out_LUT4_Z_8_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 336 ], "D": [ 337 ], "Z": [ 330 ] } }, "soc.cpu.alu_out_LUT4_Z_8_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 338 ], "B": [ 339 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 331 ] } }, "soc.cpu.alu_out_LUT4_Z_8_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 336 ], "D": [ 337 ], "Z": [ 332 ] } }, "soc.cpu.alu_out_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 340 ], "D": [ 341 ], "Z": [ 342 ] } }, "soc.cpu.alu_out_LUT4_Z_9_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 343 ], "B": [ 344 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 340 ] } }, "soc.cpu.alu_out_LUT4_Z_9_C_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 152 ], "A1": [ 336 ], "B0": [ 153 ], "B1": [ 337 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 73 ], "COUT": [ 328 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 343 ], "S1": [ 338 ] } }, "soc.cpu.alu_out_LUT4_Z_9_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 152 ], "A1": [ 336 ], "B0": [ 153 ], "B1": [ 337 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 75 ], "COUT": [ 329 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 344 ], "S1": [ 339 ] } }, "soc.cpu.alu_out_LUT4_Z_9_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 43 ], "B": [ 152 ], "C": [ 153 ], "D": [ 345 ], "Z": [ 341 ] } }, "soc.cpu.alu_out_LUT4_Z_9_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 152 ], "D": [ 153 ], "Z": [ 345 ] } }, "soc.cpu.alu_out_LUT4_Z_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 44 ], "B": [ 312 ], "C": [ 307 ], "D": [ 308 ], "Z": [ 296 ] } }, "soc.cpu.alu_out_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 346 ], "D": [ 347 ], "Z": [ 44 ] } }, "soc.cpu.alu_out_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 348 ], "B": [ 349 ], "C": [ 57 ], "D": [ 58 ], "Z": [ 45 ] } }, "soc.cpu.alu_out_LUT4_Z_C_LUT4_Z_A_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 172 ], "A1": [ 346 ], "B0": [ 173 ], "B1": [ 347 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 289 ], "COUT": [ 350 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 174 ], "S1": [ 348 ] } }, "soc.cpu.alu_out_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 62 ], "B": [ 63 ], "C": [ 346 ], "D": [ 347 ], "Z": [ 46 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 47 ], "LSR": [ "0" ], "Q": [ 351 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 51 ], "LSR": [ "0" ], "Q": [ 352 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 54 ], "LSR": [ "0" ], "Q": [ 353 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 67 ], "LSR": [ "0" ], "Q": [ 354 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 79 ], "LSR": [ "0" ], "Q": [ 355 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 86 ], "LSR": [ "0" ], "Q": [ 356 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 97 ], "LSR": [ "0" ], "Q": [ 357 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 105 ], "LSR": [ "0" ], "Q": [ 358 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 115 ], "LSR": [ "0" ], "Q": [ 359 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 131 ], "LSR": [ "0" ], "Q": [ 360 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 141 ], "LSR": [ "0" ], "Q": [ 361 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 161 ], "LSR": [ "0" ], "Q": [ 362 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 179 ], "LSR": [ "0" ], "Q": [ 363 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 182 ], "LSR": [ "0" ], "Q": [ 364 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 191 ], "LSR": [ "0" ], "Q": [ 365 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 204 ], "LSR": [ "0" ], "Q": [ 366 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 210 ], "LSR": [ "0" ], "Q": [ 367 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 218 ], "LSR": [ "0" ], "Q": [ 368 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 224 ], "LSR": [ "0" ], "Q": [ 369 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 232 ], "LSR": [ "0" ], "Q": [ 370 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 238 ], "LSR": [ "0" ], "Q": [ 371 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 246 ], "LSR": [ "0" ], "Q": [ 372 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 253 ], "LSR": [ "0" ], "Q": [ 373 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 267 ], "LSR": [ "0" ], "Q": [ 374 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 270 ], "LSR": [ "0" ], "Q": [ 375 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 280 ], "LSR": [ "0" ], "Q": [ 376 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 295 ], "LSR": [ "0" ], "Q": [ 377 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 304 ], "LSR": [ "0" ], "Q": [ 378 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 315 ], "LSR": [ "0" ], "Q": [ 379 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 323 ], "LSR": [ "0" ], "Q": [ 380 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 333 ], "LSR": [ "0" ], "Q": [ 381 ] } }, "soc.cpu.alu_out_q_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 342 ], "LSR": [ "0" ], "Q": [ 382 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 383 ], "LSR": [ 384 ], "Q": [ 385 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 386 ], "LSR": [ 384 ], "Q": [ 387 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 388 ], "LSR": [ 384 ], "Q": [ 389 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 390 ], "LSR": [ 384 ], "Q": [ 391 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 392 ], "LSR": [ 384 ], "Q": [ 393 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 394 ], "LSR": [ 384 ], "Q": [ 395 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 396 ], "LSR": [ 384 ], "Q": [ 397 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 398 ], "LSR": [ 384 ], "Q": [ 399 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 400 ], "LSR": [ 384 ], "Q": [ 401 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 402 ], "LSR": [ 384 ], "Q": [ 403 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 404 ], "LSR": [ 384 ], "Q": [ 405 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 406 ], "LSR": [ 384 ], "Q": [ 407 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 408 ], "LSR": [ 384 ], "Q": [ 409 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 410 ], "LSR": [ 384 ], "Q": [ 411 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 412 ], "LSR": [ 384 ], "Q": [ 413 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 414 ], "LSR": [ 384 ], "Q": [ 415 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 416 ], "LSR": [ 384 ], "Q": [ 417 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 418 ], "LSR": [ 384 ], "Q": [ 419 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 420 ], "LSR": [ 384 ], "Q": [ 421 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 422 ], "LSR": [ 384 ], "Q": [ 423 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 424 ], "LSR": [ 384 ], "Q": [ 425 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 426 ], "LSR": [ 384 ], "Q": [ 427 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 428 ], "LSR": [ 384 ], "Q": [ 429 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 430 ], "LSR": [ 384 ], "Q": [ 431 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 432 ], "LSR": [ 384 ], "Q": [ 433 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 434 ], "LSR": [ 384 ], "Q": [ 435 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_32": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 436 ], "LSR": [ 384 ], "Q": [ 437 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_33": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 438 ], "LSR": [ 384 ], "Q": [ 439 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_34": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 440 ], "LSR": [ 384 ], "Q": [ 441 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_35": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 442 ], "LSR": [ 384 ], "Q": [ 443 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_36": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 444 ], "LSR": [ 384 ], "Q": [ 445 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_37": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 446 ], "LSR": [ 384 ], "Q": [ 447 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_38": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 448 ], "LSR": [ 384 ], "Q": [ 449 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_39": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 450 ], "LSR": [ 384 ], "Q": [ 451 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 452 ], "LSR": [ 384 ], "Q": [ 453 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_40": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 454 ], "LSR": [ 384 ], "Q": [ 455 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_41": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 456 ], "LSR": [ 384 ], "Q": [ 457 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_42": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 458 ], "LSR": [ 384 ], "Q": [ 459 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_43": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 460 ], "LSR": [ 384 ], "Q": [ 461 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_44": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 462 ], "LSR": [ 384 ], "Q": [ 463 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_45": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 464 ], "LSR": [ 384 ], "Q": [ 465 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_46": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 466 ], "LSR": [ 384 ], "Q": [ 467 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_47": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 468 ], "LSR": [ 384 ], "Q": [ 469 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_48": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 470 ], "LSR": [ 384 ], "Q": [ 471 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_49": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 472 ], "LSR": [ 384 ], "Q": [ 473 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 474 ], "LSR": [ 384 ], "Q": [ 475 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_50": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 476 ], "LSR": [ 384 ], "Q": [ 477 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_51": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 478 ], "LSR": [ 384 ], "Q": [ 479 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_52": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 480 ], "LSR": [ 384 ], "Q": [ 481 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_53": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 482 ], "LSR": [ 384 ], "Q": [ 483 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_54": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 484 ], "LSR": [ 384 ], "Q": [ 485 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_55": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 486 ], "LSR": [ 384 ], "Q": [ 487 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_56": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 488 ], "LSR": [ 384 ], "Q": [ 489 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_57": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 490 ], "LSR": [ 384 ], "Q": [ 491 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_58": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 492 ], "LSR": [ 384 ], "Q": [ 493 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_59": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 494 ], "LSR": [ 384 ], "Q": [ 495 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 496 ], "LSR": [ 384 ], "Q": [ 497 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_60": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 498 ], "LSR": [ 384 ], "Q": [ 499 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_61": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 500 ], "LSR": [ 384 ], "Q": [ 501 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_62": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 502 ], "LSR": [ 384 ], "Q": [ 503 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_63": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 504 ], "LSR": [ 384 ], "Q": [ 505 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 506 ], "LSR": [ 384 ], "Q": [ 507 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 508 ], "LSR": [ 384 ], "Q": [ 509 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 510 ], "LSR": [ 384 ], "Q": [ 511 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 487 ], "B1": [ 485 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 512 ], "COUT": [ 513 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 486 ], "S1": [ 484 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 491 ], "B1": [ 489 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 514 ], "COUT": [ 512 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 490 ], "S1": [ 488 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_10": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 399 ], "B1": [ 397 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 515 ], "COUT": [ 516 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 398 ], "S1": [ 396 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_11": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 403 ], "B1": [ 401 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 517 ], "COUT": [ 515 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 402 ], "S1": [ 400 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_12": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 407 ], "B1": [ 405 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 518 ], "COUT": [ 517 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 406 ], "S1": [ 404 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_13": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 413 ], "B1": [ 411 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 519 ], "COUT": [ 518 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 412 ], "S1": [ 410 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_14": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 417 ], "B1": [ 415 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 520 ], "COUT": [ 519 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 416 ], "S1": [ 414 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_15": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 421 ], "B1": [ 419 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 521 ], "COUT": [ 520 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 420 ], "S1": [ 418 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_16": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 425 ], "B1": [ 423 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 522 ], "COUT": [ 521 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 424 ], "S1": [ 422 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_17": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 429 ], "B1": [ 427 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 523 ], "COUT": [ 522 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 428 ], "S1": [ 426 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_18": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 435 ], "B1": [ 433 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 524 ], "COUT": [ 523 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 434 ], "S1": [ 432 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_19": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 439 ], "B1": [ 437 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 525 ], "COUT": [ 524 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 438 ], "S1": [ 436 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 387 ], "B1": [ 385 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 526 ], "COUT": [ 527 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 386 ], "S1": [ 383 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_20": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 501 ], "B1": [ 499 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 528 ], "COUT": [ 529 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 500 ], "S1": [ 498 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_21": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 443 ], "B1": [ 441 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 530 ], "COUT": [ 525 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 442 ], "S1": [ 440 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_22": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 447 ], "B1": [ 445 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 531 ], "COUT": [ 530 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 446 ], "S1": [ 444 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_23": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 451 ], "B1": [ 449 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 532 ], "COUT": [ 531 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 450 ], "S1": [ 448 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_24": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 457 ], "B1": [ 455 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 533 ], "COUT": [ 532 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 456 ], "S1": [ 454 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_25": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 461 ], "B1": [ 459 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 534 ], "COUT": [ 533 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 460 ], "S1": [ 458 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_26": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 465 ], "B1": [ 463 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 535 ], "COUT": [ 534 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 464 ], "S1": [ 462 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_27": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 469 ], "B1": [ 467 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 536 ], "COUT": [ 535 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 468 ], "S1": [ 466 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_28": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 473 ], "B1": [ 471 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 537 ], "COUT": [ 536 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 472 ], "S1": [ 470 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_29": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 479 ], "B1": [ 477 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 538 ], "COUT": [ 537 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 478 ], "S1": [ 476 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_3": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 431 ], "B1": [ 409 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 539 ], "COUT": [ 526 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 430 ], "S1": [ 408 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_30": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 483 ], "B1": [ 481 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 513 ], "COUT": [ 538 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 482 ], "S1": [ 480 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_31": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 505 ], "B1": [ 503 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 528 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 504 ], "S1": [ 502 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_4": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 475 ], "B1": [ 453 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 540 ], "COUT": [ 539 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 474 ], "S1": [ 452 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_5": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 507 ], "B1": [ 497 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 541 ], "COUT": [ 540 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 506 ], "S1": [ 496 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_6": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 511 ], "B1": [ 509 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 542 ], "COUT": [ 541 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 510 ], "S1": [ 508 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_7": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 391 ], "B1": [ 389 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 543 ], "COUT": [ 542 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 390 ], "S1": [ 388 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_8": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 395 ], "B1": [ 393 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 516 ], "COUT": [ 543 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 394 ], "S1": [ 392 ] } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_9": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 495 ], "B1": [ 493 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 529 ], "COUT": [ 514 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 494 ], "S1": [ 492 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 545 ], "LSR": [ 384 ], "Q": [ 546 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 547 ], "LSR": [ 384 ], "Q": [ 548 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 549 ], "LSR": [ 384 ], "Q": [ 550 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 551 ], "LSR": [ 384 ], "Q": [ 552 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 553 ], "LSR": [ 384 ], "Q": [ 554 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 555 ], "LSR": [ 384 ], "Q": [ 556 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 557 ], "LSR": [ 384 ], "Q": [ 558 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 559 ], "LSR": [ 384 ], "Q": [ 560 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 561 ], "LSR": [ 384 ], "Q": [ 562 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 563 ], "LSR": [ 384 ], "Q": [ 564 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 565 ], "LSR": [ 384 ], "Q": [ 566 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 567 ], "LSR": [ 384 ], "Q": [ 568 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 569 ], "LSR": [ 384 ], "Q": [ 570 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 571 ], "LSR": [ 384 ], "Q": [ 572 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 573 ], "LSR": [ 384 ], "Q": [ 574 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 575 ], "LSR": [ 384 ], "Q": [ 576 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 577 ], "LSR": [ 384 ], "Q": [ 578 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 579 ], "LSR": [ 384 ], "Q": [ 580 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 581 ], "LSR": [ 384 ], "Q": [ 582 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 583 ], "LSR": [ 384 ], "Q": [ 584 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 585 ], "LSR": [ 384 ], "Q": [ 586 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 587 ], "LSR": [ 384 ], "Q": [ 588 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 589 ], "LSR": [ 384 ], "Q": [ 590 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 591 ], "LSR": [ 384 ], "Q": [ 592 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 593 ], "LSR": [ 384 ], "Q": [ 594 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 595 ], "LSR": [ 384 ], "Q": [ 596 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_32": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 597 ], "LSR": [ 384 ], "Q": [ 598 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_33": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 599 ], "LSR": [ 384 ], "Q": [ 600 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_34": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 601 ], "LSR": [ 384 ], "Q": [ 602 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_35": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 603 ], "LSR": [ 384 ], "Q": [ 604 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_36": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 605 ], "LSR": [ 384 ], "Q": [ 606 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_37": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 607 ], "LSR": [ 384 ], "Q": [ 608 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_38": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 609 ], "LSR": [ 384 ], "Q": [ 610 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_39": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 611 ], "LSR": [ 384 ], "Q": [ 612 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 613 ], "LSR": [ 384 ], "Q": [ 614 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_40": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 615 ], "LSR": [ 384 ], "Q": [ 616 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_41": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 617 ], "LSR": [ 384 ], "Q": [ 618 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_42": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 619 ], "LSR": [ 384 ], "Q": [ 620 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_43": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 621 ], "LSR": [ 384 ], "Q": [ 622 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_44": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 623 ], "LSR": [ 384 ], "Q": [ 624 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_45": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 625 ], "LSR": [ 384 ], "Q": [ 626 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_46": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 627 ], "LSR": [ 384 ], "Q": [ 628 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_47": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 629 ], "LSR": [ 384 ], "Q": [ 630 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_48": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 631 ], "LSR": [ 384 ], "Q": [ 632 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_49": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 633 ], "LSR": [ 384 ], "Q": [ 634 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 635 ], "LSR": [ 384 ], "Q": [ 636 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_50": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 637 ], "LSR": [ 384 ], "Q": [ 638 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_51": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 639 ], "LSR": [ 384 ], "Q": [ 640 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_52": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 641 ], "LSR": [ 384 ], "Q": [ 642 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_53": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 643 ], "LSR": [ 384 ], "Q": [ 644 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_54": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 645 ], "LSR": [ 384 ], "Q": [ 646 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_55": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 647 ], "LSR": [ 384 ], "Q": [ 648 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_56": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 649 ], "LSR": [ 384 ], "Q": [ 650 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_57": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 651 ], "LSR": [ 384 ], "Q": [ 652 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_58": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 653 ], "LSR": [ 384 ], "Q": [ 654 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_59": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 655 ], "LSR": [ 384 ], "Q": [ 656 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 657 ], "LSR": [ 384 ], "Q": [ 658 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_60": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 659 ], "LSR": [ 384 ], "Q": [ 660 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_61": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 661 ], "LSR": [ 384 ], "Q": [ 662 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_62": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 663 ], "LSR": [ 384 ], "Q": [ 664 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_63": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 665 ], "LSR": [ 384 ], "Q": [ 666 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 667 ], "LSR": [ 384 ], "Q": [ 668 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 669 ], "LSR": [ 384 ], "Q": [ 670 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 544 ], "CLK": [ 23 ], "DI": [ 671 ], "LSR": [ 384 ], "Q": [ 672 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 673 ], "D": [ 674 ], "Z": [ 544 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 648 ], "B1": [ 646 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 675 ], "COUT": [ 676 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 647 ], "S1": [ 645 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 652 ], "B1": [ 650 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 677 ], "COUT": [ 675 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 651 ], "S1": [ 649 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_10": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 560 ], "B1": [ 558 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 678 ], "COUT": [ 679 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 559 ], "S1": [ 557 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_11": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 564 ], "B1": [ 562 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 680 ], "COUT": [ 678 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 563 ], "S1": [ 561 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_12": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 568 ], "B1": [ 566 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 681 ], "COUT": [ 680 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 567 ], "S1": [ 565 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_13": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 574 ], "B1": [ 572 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 682 ], "COUT": [ 681 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 573 ], "S1": [ 571 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_14": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 578 ], "B1": [ 576 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 683 ], "COUT": [ 682 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 577 ], "S1": [ 575 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_15": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 582 ], "B1": [ 580 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 684 ], "COUT": [ 683 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 581 ], "S1": [ 579 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_16": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 586 ], "B1": [ 584 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 685 ], "COUT": [ 684 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 585 ], "S1": [ 583 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_17": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 590 ], "B1": [ 588 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 686 ], "COUT": [ 685 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 589 ], "S1": [ 587 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_18": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 596 ], "B1": [ 594 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 687 ], "COUT": [ 686 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 595 ], "S1": [ 593 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_19": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 600 ], "B1": [ 598 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 688 ], "COUT": [ 687 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 599 ], "S1": [ 597 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 548 ], "B1": [ 546 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 689 ], "COUT": [ 690 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 547 ], "S1": [ 545 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_20": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 662 ], "B1": [ 660 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 691 ], "COUT": [ 692 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 661 ], "S1": [ 659 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_21": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 604 ], "B1": [ 602 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 693 ], "COUT": [ 688 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 603 ], "S1": [ 601 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_22": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 608 ], "B1": [ 606 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 694 ], "COUT": [ 693 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 607 ], "S1": [ 605 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_23": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 612 ], "B1": [ 610 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 695 ], "COUT": [ 694 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 611 ], "S1": [ 609 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_24": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 618 ], "B1": [ 616 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 696 ], "COUT": [ 695 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 617 ], "S1": [ 615 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_25": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 622 ], "B1": [ 620 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 697 ], "COUT": [ 696 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 621 ], "S1": [ 619 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_26": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 626 ], "B1": [ 624 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 698 ], "COUT": [ 697 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 625 ], "S1": [ 623 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_27": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 630 ], "B1": [ 628 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 699 ], "COUT": [ 698 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 629 ], "S1": [ 627 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_28": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 634 ], "B1": [ 632 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 700 ], "COUT": [ 699 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 633 ], "S1": [ 631 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_29": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 640 ], "B1": [ 638 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 701 ], "COUT": [ 700 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 639 ], "S1": [ 637 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_3": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 592 ], "B1": [ 570 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 702 ], "COUT": [ 689 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 591 ], "S1": [ 569 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_30": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 644 ], "B1": [ 642 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 676 ], "COUT": [ 701 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 643 ], "S1": [ 641 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_31": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 666 ], "B1": [ 664 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 691 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 665 ], "S1": [ 663 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_4": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 636 ], "B1": [ 614 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 703 ], "COUT": [ 702 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 635 ], "S1": [ 613 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_5": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 668 ], "B1": [ 658 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 704 ], "COUT": [ 703 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 667 ], "S1": [ 657 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_6": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 672 ], "B1": [ 670 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 705 ], "COUT": [ 704 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 671 ], "S1": [ 669 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_7": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 552 ], "B1": [ 550 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 706 ], "COUT": [ 705 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 551 ], "S1": [ 549 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_8": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 556 ], "B1": [ 554 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 679 ], "COUT": [ 706 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 555 ], "S1": [ 553 ] } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_9": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 656 ], "B1": [ 654 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 692 ], "COUT": [ 677 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 655 ], "S1": [ 653 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 707 ], "LSR": [ "0" ], "Q": [ 708 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 709 ], "LSR": [ "0" ], "Q": [ 710 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111101000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 711 ], "B": [ 712 ], "C": [ 713 ], "D": [ 714 ], "Z": [ 709 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 715 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 712 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 718 ], "B": [ 719 ], "C": [ 720 ], "D": [ 721 ], "Z": [ 713 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 722 ], "C": [ 723 ], "D": [ 724 ], "Z": [ 719 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 725 ], "B": [ 726 ], "C": [ 710 ], "D": [ 727 ], "Z": [ 714 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 728 ], "LSR": [ "0" ], "Q": [ 729 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 730 ], "B": [ 731 ], "C": [ 732 ], "D": [ 727 ], "Z": [ 728 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_2_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 733 ], "C": [ 712 ], "D": [ 722 ], "Z": [ 730 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 734 ], "LSR": [ "0" ], "Q": [ 735 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 736 ], "D": [ 727 ], "Z": [ 734 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 737 ], "B": [ 735 ], "C": [ 738 ], "D": [ 731 ], "Z": [ 736 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 739 ], "D": [ 740 ], "Z": [ 737 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 741 ], "LSR": [ "0" ], "Q": [ 731 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_4_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 711 ], "D": [ 742 ], "Z": [ 741 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 743 ], "LSR": [ "0" ], "Q": [ 674 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_5_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 711 ], "C": [ 744 ], "D": [ 384 ], "Z": [ 743 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 737 ], "C": [ 745 ], "D": [ 746 ], "Z": [ 744 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 723 ], "B": [ 724 ], "C": [ 721 ], "D": [ 747 ], "Z": [ 746 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 673 ], "C": [ 674 ], "D": [ 749 ], "Z": [ 747 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 750 ], "LSR": [ "0" ], "Q": [ 751 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 711 ], "B": [ 751 ], "C": [ 384 ], "D": [ 752 ], "Z": [ 750 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 721 ], "C": [ 715 ], "D": [ 753 ], "Z": [ 752 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 754 ], "C": [ 755 ], "D": [ 753 ], "Z": [ 711 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 273 ], "C": [ 116 ], "D": [ 756 ], "Z": [ 755 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 711 ], "D": [ 384 ], "Z": [ 727 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 757 ], "B": [ 754 ], "C": [ 116 ], "D": [ 758 ], "Z": [ 753 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 384 ], "D": [ 759 ], "Z": [ 754 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 760 ], "B": [ 761 ], "C": [ 384 ], "D": [ 762 ], "Z": [ 758 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 731 ], "B": [ 727 ], "C": [ 763 ], "D": [ 764 ], "Z": [ 707 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 715 ], "D": [ 718 ], "Z": [ 763 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 725 ], "B": [ 726 ], "C": [ 708 ], "D": [ 727 ], "Z": [ 764 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 726 ], "D": [ 762 ], "Z": [ 765 ] } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 766 ], "C": [ 767 ], "D": [ 765 ], "Z": [ 768 ] } }, "soc.cpu.cpuregs.regs.0.0.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 769, 770, 771, 772 ], "DO": [ 773, 774, 775, 776 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.0.0.0_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 773 ], "B": [ 786 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 789 ] } }, "soc.cpu.cpuregs.regs.0.0.0_DO_3_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 777 ], "C": [ 789 ], "D": [ 722 ], "Z": [ 790 ] } }, "soc.cpu.cpuregs.regs.0.0.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 769, 770, 771, 772 ], "DO": [ 791, 792, 793, 794 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.0.0.1_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 791 ], "B": [ 799 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 802 ] } }, "soc.cpu.cpuregs.regs.0.0.1_DO_3_LUT4_A_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 761 ], "C": [ 803 ], "D": [ 802 ], "Z": [ 804 ] } }, "soc.cpu.cpuregs.regs.0.1.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 769, 770, 771, 772 ], "DO": [ 786, 805, 806, 807 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.0.1.0_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 806 ], "B": [ 775 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 809 ] } }, "soc.cpu.cpuregs.regs.0.1.0_DO_1_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 779 ], "C": [ 809 ], "D": [ 722 ], "Z": [ 810 ] } }, "soc.cpu.cpuregs.regs.0.1.0_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 805 ], "B": [ 774 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 811 ] } }, "soc.cpu.cpuregs.regs.0.1.0_DO_2_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 778 ], "C": [ 811 ], "D": [ 722 ], "Z": [ 812 ] } }, "soc.cpu.cpuregs.regs.0.1.0_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 807 ], "B": [ 776 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 813 ] } }, "soc.cpu.cpuregs.regs.0.1.0_DO_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 777 ], "C": [ 778 ], "D": [ 814 ], "Z": [ 787 ] } }, "soc.cpu.cpuregs.regs.0.1.0_DO_LUT4_A_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 779 ], "C": [ 780 ], "D": [ 815 ], "Z": [ 814 ] } }, "soc.cpu.cpuregs.regs.0.1.0_DO_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 780 ], "C": [ 813 ], "D": [ 722 ], "Z": [ 816 ] } }, "soc.cpu.cpuregs.regs.0.1.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 769, 770, 771, 772 ], "DO": [ 799, 817, 818, 819 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.0.1.1_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 818 ], "B": [ 793 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 820 ] } }, "soc.cpu.cpuregs.regs.0.1.1_DO_1_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 821 ], "C": [ 820 ], "D": [ 731 ], "Z": [ 822 ] } }, "soc.cpu.cpuregs.regs.0.1.1_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 817 ], "B": [ 792 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 823 ] } }, "soc.cpu.cpuregs.regs.0.1.1_DO_2_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 760 ], "C": [ 823 ], "D": [ 731 ], "Z": [ 824 ] } }, "soc.cpu.cpuregs.regs.0.1.1_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 819 ], "B": [ 794 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 825 ] } }, "soc.cpu.cpuregs.regs.0.1.1_DO_LUT4_A_C_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 768 ], "LSR": [ "0" ], "Q": [ 800 ] } }, "soc.cpu.cpuregs.regs.0.1.1_DO_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 826 ], "C": [ 825 ], "D": [ 731 ], "Z": [ 827 ] } }, "soc.cpu.cpuregs.regs.1.0.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 828, 829, 830, 831 ], "DO": [ 832, 833, 834, 835 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.1.0.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 828, 829, 830, 831 ], "DO": [ 836, 837, 838, 839 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.1.1.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 828, 829, 830, 831 ], "DO": [ 840, 841, 842, 843 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.1.1.0_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 842 ], "B": [ 834 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 844 ] } }, "soc.cpu.cpuregs.regs.1.1.0_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 841 ], "B": [ 833 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 845 ] } }, "soc.cpu.cpuregs.regs.1.1.0_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 840 ], "B": [ 832 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 846 ] } }, "soc.cpu.cpuregs.regs.1.1.0_DO_3_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 815 ], "C": [ 846 ], "D": [ 722 ], "Z": [ 847 ] } }, "soc.cpu.cpuregs.regs.1.1.0_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 843 ], "B": [ 835 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 848 ] } }, "soc.cpu.cpuregs.regs.1.1.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 828, 829, 830, 831 ], "DO": [ 849, 850, 851, 852 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.1.1.1_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 851 ], "B": [ 838 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 853 ] } }, "soc.cpu.cpuregs.regs.1.1.1_DO_1_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 854 ], "C": [ 853 ], "D": [ 731 ], "Z": [ 855 ] } }, "soc.cpu.cpuregs.regs.1.1.1_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 850 ], "B": [ 837 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 856 ] } }, "soc.cpu.cpuregs.regs.1.1.1_DO_2_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 857 ], "C": [ 856 ], "D": [ 731 ], "Z": [ 858 ] } }, "soc.cpu.cpuregs.regs.1.1.1_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 849 ], "B": [ 836 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 859 ] } }, "soc.cpu.cpuregs.regs.1.1.1_DO_3_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 860 ], "C": [ 859 ], "D": [ 731 ], "Z": [ 861 ] } }, "soc.cpu.cpuregs.regs.1.1.1_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 852 ], "B": [ 839 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 862 ] } }, "soc.cpu.cpuregs.regs.1.1.1_DO_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 863 ], "C": [ 862 ], "D": [ 731 ], "Z": [ 864 ] } }, "soc.cpu.cpuregs.regs.2.0.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 865, 866, 867, 868 ], "DO": [ 869, 870, 871, 872 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.2.0.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 865, 866, 867, 868 ], "DO": [ 873, 874, 875, 876 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.2.1.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 865, 866, 867, 868 ], "DO": [ 877, 878, 879, 880 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.2.1.0_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 879 ], "B": [ 871 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 881 ] } }, "soc.cpu.cpuregs.regs.2.1.0_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 878 ], "B": [ 870 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 882 ] } }, "soc.cpu.cpuregs.regs.2.1.0_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 877 ], "B": [ 869 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 883 ] } }, "soc.cpu.cpuregs.regs.2.1.0_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 880 ], "B": [ 872 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 884 ] } }, "soc.cpu.cpuregs.regs.2.1.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 865, 866, 867, 868 ], "DO": [ 885, 886, 887, 888 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.2.1.1_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 887 ], "B": [ 875 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 889 ] } }, "soc.cpu.cpuregs.regs.2.1.1_DO_1_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 890 ], "C": [ 889 ], "D": [ 731 ], "Z": [ 891 ] } }, "soc.cpu.cpuregs.regs.2.1.1_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 886 ], "B": [ 874 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 892 ] } }, "soc.cpu.cpuregs.regs.2.1.1_DO_2_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 893 ], "C": [ 892 ], "D": [ 731 ], "Z": [ 894 ] } }, "soc.cpu.cpuregs.regs.2.1.1_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 885 ], "B": [ 873 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 895 ] } }, "soc.cpu.cpuregs.regs.2.1.1_DO_3_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 896 ], "C": [ 895 ], "D": [ 731 ], "Z": [ 897 ] } }, "soc.cpu.cpuregs.regs.2.1.1_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 888 ], "B": [ 876 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 898 ] } }, "soc.cpu.cpuregs.regs.2.1.1_DO_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 899 ], "C": [ 898 ], "D": [ 731 ], "Z": [ 900 ] } }, "soc.cpu.cpuregs.regs.3.0.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 901, 902, 903, 904 ], "DO": [ 905, 906, 907, 908 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.3.0.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 901, 902, 903, 904 ], "DO": [ 909, 910, 911, 912 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.3.1.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 901, 902, 903, 904 ], "DO": [ 913, 914, 915, 916 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.3.1.0_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 915 ], "B": [ 907 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 917 ] } }, "soc.cpu.cpuregs.regs.3.1.0_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 914 ], "B": [ 906 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 918 ] } }, "soc.cpu.cpuregs.regs.3.1.0_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 913 ], "B": [ 905 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 919 ] } }, "soc.cpu.cpuregs.regs.3.1.0_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 916 ], "B": [ 908 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 920 ] } }, "soc.cpu.cpuregs.regs.3.1.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 901, 902, 903, 904 ], "DO": [ 921, 922, 923, 924 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.3.1.1_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 923 ], "B": [ 911 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 925 ] } }, "soc.cpu.cpuregs.regs.3.1.1_DO_1_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 926 ], "C": [ 925 ], "D": [ 731 ], "Z": [ 927 ] } }, "soc.cpu.cpuregs.regs.3.1.1_DO_1_LUT4_A_Z_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 134 ], "B": [ 928 ], "C": [ 729 ], "D": [ 927 ], "Z": [ 929 ] } }, "soc.cpu.cpuregs.regs.3.1.1_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 922 ], "B": [ 910 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 930 ] } }, "soc.cpu.cpuregs.regs.3.1.1_DO_2_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 931 ], "C": [ 930 ], "D": [ 731 ], "Z": [ 932 ] } }, "soc.cpu.cpuregs.regs.3.1.1_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 921 ], "B": [ 909 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 933 ] } }, "soc.cpu.cpuregs.regs.3.1.1_DO_3_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 934 ], "C": [ 933 ], "D": [ 731 ], "Z": [ 935 ] } }, "soc.cpu.cpuregs.regs.3.1.1_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 924 ], "B": [ 912 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 936 ] } }, "soc.cpu.cpuregs.regs.3.1.1_DO_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 937 ], "C": [ 936 ], "D": [ 731 ], "Z": [ 938 ] } }, "soc.cpu.cpuregs.regs.4.0.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 939, 940, 941, 942 ], "DO": [ 943, 944, 945, 946 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.4.0.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 939, 940, 941, 942 ], "DO": [ 947, 948, 949, 950 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.4.1.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 939, 940, 941, 942 ], "DO": [ 951, 952, 953, 954 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.4.1.0_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 953 ], "B": [ 945 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 955 ] } }, "soc.cpu.cpuregs.regs.4.1.0_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 952 ], "B": [ 944 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 956 ] } }, "soc.cpu.cpuregs.regs.4.1.0_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 951 ], "B": [ 943 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 957 ] } }, "soc.cpu.cpuregs.regs.4.1.0_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 954 ], "B": [ 946 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 958 ] } }, "soc.cpu.cpuregs.regs.4.1.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 939, 940, 941, 942 ], "DO": [ 959, 960, 961, 962 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.4.1.1_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 961 ], "B": [ 949 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 963 ] } }, "soc.cpu.cpuregs.regs.4.1.1_DO_1_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 964 ], "C": [ 963 ], "D": [ 731 ], "Z": [ 965 ] } }, "soc.cpu.cpuregs.regs.4.1.1_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 960 ], "B": [ 948 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 966 ] } }, "soc.cpu.cpuregs.regs.4.1.1_DO_2_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 967 ], "C": [ 966 ], "D": [ 731 ], "Z": [ 968 ] } }, "soc.cpu.cpuregs.regs.4.1.1_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 959 ], "B": [ 947 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 969 ] } }, "soc.cpu.cpuregs.regs.4.1.1_DO_3_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 970 ], "C": [ 969 ], "D": [ 731 ], "Z": [ 971 ] } }, "soc.cpu.cpuregs.regs.4.1.1_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 962 ], "B": [ 950 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 972 ] } }, "soc.cpu.cpuregs.regs.4.1.1_DO_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 973 ], "C": [ 972 ], "D": [ 731 ], "Z": [ 974 ] } }, "soc.cpu.cpuregs.regs.5.0.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 975, 976, 977, 978 ], "DO": [ 979, 980, 981, 982 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.5.0.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 975, 976, 977, 978 ], "DO": [ 983, 984, 985, 986 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.5.1.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 975, 976, 977, 978 ], "DO": [ 987, 988, 989, 990 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.5.1.0_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 989 ], "B": [ 981 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 991 ] } }, "soc.cpu.cpuregs.regs.5.1.0_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 988 ], "B": [ 980 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 992 ] } }, "soc.cpu.cpuregs.regs.5.1.0_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 987 ], "B": [ 979 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 993 ] } }, "soc.cpu.cpuregs.regs.5.1.0_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 990 ], "B": [ 982 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 994 ] } }, "soc.cpu.cpuregs.regs.5.1.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 975, 976, 977, 978 ], "DO": [ 995, 996, 997, 998 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.5.1.1_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 997 ], "B": [ 985 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 999 ] } }, "soc.cpu.cpuregs.regs.5.1.1_DO_1_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1000 ], "C": [ 999 ], "D": [ 731 ], "Z": [ 1001 ] } }, "soc.cpu.cpuregs.regs.5.1.1_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 996 ], "B": [ 984 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1002 ] } }, "soc.cpu.cpuregs.regs.5.1.1_DO_2_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1003 ], "C": [ 1002 ], "D": [ 731 ], "Z": [ 1004 ] } }, "soc.cpu.cpuregs.regs.5.1.1_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 995 ], "B": [ 983 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1005 ] } }, "soc.cpu.cpuregs.regs.5.1.1_DO_3_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1006 ], "C": [ 1005 ], "D": [ 731 ], "Z": [ 1007 ] } }, "soc.cpu.cpuregs.regs.5.1.1_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 998 ], "B": [ 986 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1008 ] } }, "soc.cpu.cpuregs.regs.5.1.1_DO_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1009 ], "C": [ 1008 ], "D": [ 731 ], "Z": [ 1010 ] } }, "soc.cpu.cpuregs.regs.5.1.1_DO_LUT4_A_Z_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 336 ], "B": [ 928 ], "C": [ 729 ], "D": [ 1010 ], "Z": [ 1011 ] } }, "soc.cpu.cpuregs.regs.6.0.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 1012, 1013, 1014, 1015 ], "DO": [ 1016, 1017, 1018, 1019 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.6.0.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 1012, 1013, 1014, 1015 ], "DO": [ 1020, 1021, 1022, 1023 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.6.1.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 1012, 1013, 1014, 1015 ], "DO": [ 1024, 1025, 1026, 1027 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.6.1.0_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1026 ], "B": [ 1018 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 1028 ] } }, "soc.cpu.cpuregs.regs.6.1.0_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1025 ], "B": [ 1017 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 1029 ] } }, "soc.cpu.cpuregs.regs.6.1.0_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1024 ], "B": [ 1016 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 1030 ] } }, "soc.cpu.cpuregs.regs.6.1.0_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1027 ], "B": [ 1019 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 1031 ] } }, "soc.cpu.cpuregs.regs.6.1.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 1012, 1013, 1014, 1015 ], "DO": [ 1032, 1033, 1034, 1035 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.6.1.1_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1034 ], "B": [ 1022 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1036 ] } }, "soc.cpu.cpuregs.regs.6.1.1_DO_1_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1037 ], "C": [ 1036 ], "D": [ 731 ], "Z": [ 1038 ] } }, "soc.cpu.cpuregs.regs.6.1.1_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1033 ], "B": [ 1021 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1039 ] } }, "soc.cpu.cpuregs.regs.6.1.1_DO_2_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1040 ], "C": [ 1039 ], "D": [ 731 ], "Z": [ 1041 ] } }, "soc.cpu.cpuregs.regs.6.1.1_DO_2_LUT4_A_Z_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 316 ], "B": [ 928 ], "C": [ 729 ], "D": [ 1041 ], "Z": [ 1042 ] } }, "soc.cpu.cpuregs.regs.6.1.1_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1032 ], "B": [ 1020 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1043 ] } }, "soc.cpu.cpuregs.regs.6.1.1_DO_3_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1044 ], "C": [ 1043 ], "D": [ 731 ], "Z": [ 1045 ] } }, "soc.cpu.cpuregs.regs.6.1.1_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1035 ], "B": [ 1023 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1046 ] } }, "soc.cpu.cpuregs.regs.6.1.1_DO_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1047 ], "C": [ 1046 ], "D": [ 731 ], "Z": [ 1048 ] } }, "soc.cpu.cpuregs.regs.7.0.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 1049, 1050, 1051, 1052 ], "DO": [ 1053, 1054, 1055, 1056 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.7.0.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 1049, 1050, 1051, 1052 ], "DO": [ 1057, 1058, 1059, 1060 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 785 ] } }, "soc.cpu.cpuregs.regs.7.1.0": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 1049, 1050, 1051, 1052 ], "DO": [ 1061, 1062, 1063, 1064 ], "RAD": [ 777, 778, 779, 780 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.7.1.0_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1063 ], "B": [ 1055 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 1065 ] } }, "soc.cpu.cpuregs.regs.7.1.0_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1062 ], "B": [ 1054 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 1066 ] } }, "soc.cpu.cpuregs.regs.7.1.0_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1061 ], "B": [ 1053 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 1067 ] } }, "soc.cpu.cpuregs.regs.7.1.0_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1064 ], "B": [ 1056 ], "C": [ 787 ], "D": [ 788 ], "Z": [ 1068 ] } }, "soc.cpu.cpuregs.regs.7.1.1": { "hide_name": 0, "type": "TRELLIS_DPR16X4", "parameters": { "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx", "WCKMUX": "WCK", "WREMUX": "WRE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" }, "port_directions": { "DI": "input", "DO": "output", "RAD": "input", "WAD": "input", "WCK": "input", "WRE": "input" }, "connections": { "DI": [ 1049, 1050, 1051, 1052 ], "DO": [ 1069, 1070, 1071, 1072 ], "RAD": [ 795, 796, 797, 798 ], "WAD": [ 781, 782, 783, 784 ], "WCK": [ 23 ], "WRE": [ 808 ] } }, "soc.cpu.cpuregs.regs.7.1.1_DO_1_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1071 ], "B": [ 1059 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1073 ] } }, "soc.cpu.cpuregs.regs.7.1.1_DO_1_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1074 ], "C": [ 1073 ], "D": [ 731 ], "Z": [ 1075 ] } }, "soc.cpu.cpuregs.regs.7.1.1_DO_2_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1070 ], "B": [ 1058 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1076 ] } }, "soc.cpu.cpuregs.regs.7.1.1_DO_2_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1077 ], "C": [ 1076 ], "D": [ 731 ], "Z": [ 1078 ] } }, "soc.cpu.cpuregs.regs.7.1.1_DO_3_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1069 ], "B": [ 1057 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1079 ] } }, "soc.cpu.cpuregs.regs.7.1.1_DO_3_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1080 ], "C": [ 1079 ], "D": [ 731 ], "Z": [ 1081 ] } }, "soc.cpu.cpuregs.regs.7.1.1_DO_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1072 ], "B": [ 1060 ], "C": [ 800 ], "D": [ 801 ], "Z": [ 1082 ] } }, "soc.cpu.cpuregs.regs.7.1.1_DO_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 803 ], "B": [ 1083 ], "C": [ 1082 ], "D": [ 731 ], "Z": [ 1084 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1085 ], "B": [ 1086 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 1052 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1089 ], "B": [ 1090 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 1051 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1091 ], "B": [ 1092 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 976 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_10_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1093 ], "C": [ 1091 ], "D": [ 1094 ], "Z": [ 1095 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_10_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1096 ], "C": [ 353 ], "D": [ 1097 ], "Z": [ 1091 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1098 ], "B": [ 1099 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 975 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_11_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1100 ], "C": [ 1098 ], "D": [ 1094 ], "Z": [ 1101 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_11_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1102 ], "C": [ 354 ], "D": [ 1097 ], "Z": [ 1098 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1103 ], "B": [ 1104 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 942 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_12_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1105 ], "C": [ 1103 ], "D": [ 1094 ], "Z": [ 1106 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_12_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1107 ], "C": [ 355 ], "D": [ 1097 ], "Z": [ 1103 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_12_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 973 ], "A1": [ 1006 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1108 ], "COUT": [ 1109 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1104 ], "S1": [ 1099 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1110 ], "B": [ 1111 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 941 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_13_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1112 ], "C": [ 1110 ], "D": [ 1094 ], "Z": [ 1113 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_13_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1114 ], "C": [ 356 ], "D": [ 1097 ], "Z": [ 1110 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1115 ], "B": [ 1116 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 940 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_14_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1117 ], "C": [ 1115 ], "D": [ 1094 ], "Z": [ 1118 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_14_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1119 ], "C": [ 357 ], "D": [ 1097 ], "Z": [ 1115 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_14_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 967 ], "A1": [ 964 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1120 ], "COUT": [ 1108 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1116 ], "S1": [ 1111 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1121 ], "B": [ 1122 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 939 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_15_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1123 ], "C": [ 1121 ], "D": [ 1094 ], "Z": [ 1124 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_15_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1125 ], "C": [ 358 ], "D": [ 1097 ], "Z": [ 1121 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1126 ], "B": [ 1127 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 904 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_16_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1128 ], "C": [ 1126 ], "D": [ 1094 ], "Z": [ 1129 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_16_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1130 ], "C": [ 359 ], "D": [ 1097 ], "Z": [ 1126 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_16_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 937 ], "A1": [ 970 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1131 ], "COUT": [ 1120 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1127 ], "S1": [ 1122 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1132 ], "B": [ 1133 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 903 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_17_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1134 ], "C": [ 1132 ], "D": [ 1094 ], "Z": [ 1135 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_17_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1136 ], "C": [ 360 ], "D": [ 1097 ], "Z": [ 1132 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1137 ], "B": [ 1138 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 902 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_18_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1139 ], "C": [ 1137 ], "D": [ 1094 ], "Z": [ 1140 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_18_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1141 ], "C": [ 361 ], "D": [ 1097 ], "Z": [ 1137 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_18_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 931 ], "A1": [ 926 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1142 ], "COUT": [ 1131 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1138 ], "S1": [ 1133 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1143 ], "B": [ 1144 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 901 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_19_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1145 ], "C": [ 1143 ], "D": [ 1094 ], "Z": [ 1146 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_19_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1147 ], "C": [ 362 ], "D": [ 1097 ], "Z": [ 1143 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_1_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1148 ], "C": [ 1089 ], "D": [ 1094 ], "Z": [ 1149 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_1_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1150 ], "C": [ 352 ], "D": [ 1097 ], "Z": [ 1089 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1151 ], "B": [ 1152 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 1050 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1153 ], "B": [ 1154 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 868 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_20_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1155 ], "C": [ 1153 ], "D": [ 1094 ], "Z": [ 1156 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_20_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1157 ], "C": [ 364 ], "D": [ 1097 ], "Z": [ 1153 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_20_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 899 ], "A1": [ 934 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1158 ], "COUT": [ 1142 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1154 ], "S1": [ 1144 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1159 ], "B": [ 1160 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 867 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_21_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1161 ], "C": [ 1159 ], "D": [ 1094 ], "Z": [ 1162 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_21_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1163 ], "C": [ 365 ], "D": [ 1097 ], "Z": [ 1159 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_22": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1164 ], "B": [ 1165 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 866 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_22_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1166 ], "C": [ 1164 ], "D": [ 1094 ], "Z": [ 1167 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_22_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1168 ], "C": [ 366 ], "D": [ 1097 ], "Z": [ 1164 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_22_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 893 ], "A1": [ 890 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1169 ], "COUT": [ 1158 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1165 ], "S1": [ 1160 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_23": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1170 ], "B": [ 1171 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 865 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_23_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1172 ], "C": [ 1170 ], "D": [ 1094 ], "Z": [ 1173 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_23_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1174 ], "C": [ 367 ], "D": [ 1097 ], "Z": [ 1170 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_24": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1175 ], "B": [ 1176 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 831 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_24_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1177 ], "C": [ 1175 ], "D": [ 1094 ], "Z": [ 1178 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_24_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1179 ], "C": [ 368 ], "D": [ 1097 ], "Z": [ 1175 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_24_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 863 ], "A1": [ 896 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1180 ], "COUT": [ 1169 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1176 ], "S1": [ 1171 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_25": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1181 ], "B": [ 1182 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 830 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_25_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1183 ], "C": [ 1181 ], "D": [ 1094 ], "Z": [ 1184 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_25_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1185 ], "C": [ 369 ], "D": [ 1097 ], "Z": [ 1181 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_26": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1186 ], "B": [ 1187 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 829 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_26_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1188 ], "C": [ 1186 ], "D": [ 1094 ], "Z": [ 1189 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_26_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1190 ], "C": [ 370 ], "D": [ 1097 ], "Z": [ 1186 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_26_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 857 ], "A1": [ 854 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1191 ], "COUT": [ 1180 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1187 ], "S1": [ 1182 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_27": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1192 ], "B": [ 1193 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 828 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_27_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1192 ], "D": [ 1094 ], "Z": [ 1195 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_27_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1196 ], "C": [ 371 ], "D": [ 1097 ], "Z": [ 1192 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_28": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1197 ], "B": [ 1198 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 772 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_28_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1199 ], "C": [ 1197 ], "D": [ 1094 ], "Z": [ 1200 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_28_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1201 ], "C": [ 372 ], "D": [ 1097 ], "Z": [ 1197 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_28_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 826 ], "A1": [ 860 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1202 ], "COUT": [ 1191 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1198 ], "S1": [ 1193 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_29": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1203 ], "B": [ 1204 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 771 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_29_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1205 ], "C": [ 1203 ], "D": [ 1094 ], "Z": [ 1206 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_29_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1207 ], "C": [ 373 ], "D": [ 1097 ], "Z": [ 1203 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_2_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1208 ], "C": [ 1151 ], "D": [ 1094 ], "Z": [ 1209 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_2_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1210 ], "C": [ 363 ], "D": [ 1097 ], "Z": [ 1151 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_2_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1077 ], "A1": [ 1074 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1211 ], "COUT": [ 1212 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1152 ], "S1": [ 1090 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1213 ], "B": [ 1214 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 1049 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_30": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1215 ], "B": [ 1216 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 770 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_30_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1217 ], "C": [ 1215 ], "D": [ 1094 ], "Z": [ 1218 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_30_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1219 ], "C": [ 375 ], "D": [ 1097 ], "Z": [ 1215 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_31": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1220 ], "B": [ 761 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 769 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_31_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1221 ], "C": [ 376 ], "D": [ 1097 ], "Z": [ 1220 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_3_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1222 ], "C": [ 1213 ], "D": [ 1094 ], "Z": [ 1223 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_3_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1224 ], "C": [ 374 ], "D": [ 1097 ], "Z": [ 1213 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1225 ], "B": [ 1226 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 1015 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_4_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1227 ], "C": [ 1225 ], "D": [ 1094 ], "Z": [ 1228 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_4_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1229 ], "C": [ 377 ], "D": [ 1097 ], "Z": [ 1225 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_4_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1047 ], "A1": [ 1080 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1230 ], "COUT": [ 1211 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1226 ], "S1": [ 1214 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1231 ], "B": [ 1232 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 1014 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_5_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1233 ], "C": [ 1231 ], "D": [ 1094 ], "Z": [ 1234 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_5_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1235 ], "C": [ 378 ], "D": [ 1097 ], "Z": [ 1231 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1236 ], "B": [ 1237 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 1013 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_6_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1238 ], "C": [ 1236 ], "D": [ 1094 ], "Z": [ 1239 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_6_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1240 ], "C": [ 379 ], "D": [ 1097 ], "Z": [ 1236 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_6_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1040 ], "A1": [ 1037 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1241 ], "COUT": [ 1230 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1237 ], "S1": [ 1232 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1242 ], "B": [ 1243 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 1012 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_7_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1244 ], "C": [ 1242 ], "D": [ 1094 ], "Z": [ 1245 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_7_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1246 ], "C": [ 380 ], "D": [ 1097 ], "Z": [ 1242 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1247 ], "B": [ 1248 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 978 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_8_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1249 ], "C": [ 1247 ], "D": [ 1094 ], "Z": [ 1250 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_8_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1251 ], "C": [ 381 ], "D": [ 1097 ], "Z": [ 1247 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_8_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1009 ], "A1": [ 1044 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1252 ], "COUT": [ 1241 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1248 ], "S1": [ 1243 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1253 ], "B": [ 1254 ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 977 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_9_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1255 ], "C": [ 1253 ], "D": [ 1094 ], "Z": [ 1256 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_9_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1257 ], "C": [ 382 ], "D": [ 1097 ], "Z": [ 1253 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_9_B_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1003 ], "A1": [ 1000 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1109 ], "COUT": [ 1252 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1092 ], "S1": [ 1254 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1258 ], "C": [ 1085 ], "D": [ 1094 ], "Z": [ 1259 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1260 ], "C": [ 351 ], "D": [ 1097 ], "Z": [ 1085 ] } }, "soc.cpu.cpuregs.wdata_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1083 ], "A1": [ "0" ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 1212 ], "COUT": [ 1261 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1086 ], "S1": [ 1262 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1264 ], "LSR": [ "0" ], "Q": [ 1265 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1266 ], "LSR": [ "0" ], "Q": [ 1267 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1268 ], "LSR": [ "0" ], "Q": [ 1269 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_10_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1270 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1272 ], "Z": [ 1268 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_10_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1273 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1272 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1276 ], "LSR": [ "0" ], "Q": [ 1277 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_11_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1278 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1279 ], "Z": [ 1276 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1280 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1279 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1281 ], "LSR": [ "0" ], "Q": [ 1282 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_12_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1283 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1284 ], "Z": [ 1281 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1285 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1284 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1286 ], "LSR": [ "0" ], "Q": [ 1287 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_13_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1288 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1289 ], "Z": [ 1286 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1290 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1289 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1291 ], "LSR": [ "0" ], "Q": [ 1292 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_14_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1293 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1294 ], "Z": [ 1291 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1295 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1294 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1296 ], "LSR": [ "0" ], "Q": [ 1297 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_15_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1298 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1299 ], "Z": [ 1296 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_15_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1300 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1299 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1301 ], "LSR": [ "0" ], "Q": [ 1302 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_16_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1303 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1304 ], "Z": [ 1301 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1305 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1304 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1306 ], "LSR": [ "0" ], "Q": [ 1307 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_17_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1308 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1309 ], "Z": [ 1306 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1310 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1309 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1311 ], "LSR": [ "0" ], "Q": [ 1312 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_18_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1313 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1314 ], "Z": [ 1311 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1315 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1314 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1316 ], "LSR": [ "0" ], "Q": [ 1317 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_19_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1274 ], "C": [ 1318 ], "D": [ 1319 ], "Z": [ 1316 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1320 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1275 ], "Z": [ 1319 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1321 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1322 ], "Z": [ 1266 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1323 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1322 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1324 ], "LSR": [ "0" ], "Q": [ 1325 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1326 ], "LSR": [ "0" ], "Q": [ 1327 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_20_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 720 ], "B": [ 1328 ], "C": [ 1329 ], "D": [ 1330 ], "Z": [ 1326 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_20_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 1331 ], "C": [ 740 ], "D": [ 1332 ], "Z": [ 1330 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1333 ], "LSR": [ "0" ], "Q": [ 1334 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_21_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111110001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 1335 ], "C": [ 1336 ], "D": [ 1323 ], "Z": [ 1333 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1337 ], "LSR": [ "0" ], "Q": [ 1338 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_22_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111110001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 1339 ], "C": [ 1336 ], "D": [ 1340 ], "Z": [ 1337 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1341 ], "LSR": [ "0" ], "Q": [ 1342 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_23_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111110001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 1343 ], "C": [ 1336 ], "D": [ 1344 ], "Z": [ 1341 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1345 ], "LSR": [ "0" ], "Q": [ 1346 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_24_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111110001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 1347 ], "C": [ 1336 ], "D": [ 1348 ], "Z": [ 1345 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1349 ], "LSR": [ "0" ], "Q": [ 1350 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_25_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111110001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 1351 ], "C": [ 1336 ], "D": [ 1352 ], "Z": [ 1349 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1353 ], "LSR": [ "0" ], "Q": [ 1354 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_26_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111110001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 1355 ], "C": [ 1336 ], "D": [ 1356 ], "Z": [ 1353 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_26_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 740 ], "C": [ 720 ], "D": [ 1328 ], "Z": [ 1336 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1357 ], "LSR": [ "0" ], "Q": [ 1358 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_27_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 748 ], "C": [ 1359 ], "D": [ 1360 ], "Z": [ 1357 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1361 ], "C": [ 1328 ], "D": [ 1362 ], "Z": [ 1360 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 720 ], "C": [ 740 ], "D": [ 1363 ], "Z": [ 1362 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1364 ], "LSR": [ "0" ], "Q": [ 1365 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_28_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 748 ], "C": [ 1366 ], "D": [ 1367 ], "Z": [ 1364 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1368 ], "C": [ 1328 ], "D": [ 1369 ], "Z": [ 1367 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 720 ], "C": [ 740 ], "D": [ 1370 ], "Z": [ 1369 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1371 ], "LSR": [ "0" ], "Q": [ 1372 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_29_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 748 ], "C": [ 1373 ], "D": [ 1374 ], "Z": [ 1371 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1375 ], "C": [ 1328 ], "D": [ 1376 ], "Z": [ 1374 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 720 ], "C": [ 740 ], "D": [ 1377 ], "Z": [ 1376 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1378 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1379 ], "Z": [ 1324 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1340 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1379 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1380 ], "LSR": [ "0" ], "Q": [ 1381 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1382 ], "LSR": [ "0" ], "Q": [ 1383 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_30_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 740 ], "B": [ 720 ], "C": [ 1384 ], "D": [ 1385 ], "Z": [ 1382 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_30_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 1386 ], "C": [ 1328 ], "D": [ 1273 ], "Z": [ 1385 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1387 ], "LSR": [ "0" ], "Q": [ 1388 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1328 ], "C": [ 1280 ], "D": [ 1389 ], "Z": [ 1387 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_B_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1328 ], "D": [ 1329 ], "Z": [ 1271 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1332 ], "B": [ 720 ], "C": [ 748 ], "D": [ 1390 ], "Z": [ 1389 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1391 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1392 ], "Z": [ 1380 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1344 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1392 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1393 ], "LSR": [ "0" ], "Q": [ 1394 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_4_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1395 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1396 ], "Z": [ 1393 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1348 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1396 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1397 ], "LSR": [ "0" ], "Q": [ 1398 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_5_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1399 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1400 ], "Z": [ 1397 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1352 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1400 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1401 ], "LSR": [ "0" ], "Q": [ 1402 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_6_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1403 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1404 ], "Z": [ 1401 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1356 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1404 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1405 ], "LSR": [ "0" ], "Q": [ 1406 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_7_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1407 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1408 ], "Z": [ 1405 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1361 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1408 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1409 ], "LSR": [ "0" ], "Q": [ 1410 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_8_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1411 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1412 ], "Z": [ 1409 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1368 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1412 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1413 ], "LSR": [ "0" ], "Q": [ 1414 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_9_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1415 ], "B": [ 748 ], "C": [ 1271 ], "D": [ 1416 ], "Z": [ 1413 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1375 ], "C": [ 1274 ], "D": [ 1275 ], "Z": [ 1416 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 748 ], "C": [ 1417 ], "D": [ 1418 ], "Z": [ 1264 ] } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1274 ], "C": [ 1336 ], "D": [ 1329 ], "Z": [ 1418 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1417 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1321 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1270 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1278 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 767 ], "LSR": [ "0" ], "Q": [ 1283 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1420 ], "LSR": [ "0" ], "Q": [ 1288 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1421 ], "LSR": [ "0" ], "Q": [ 1293 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1422 ], "LSR": [ "0" ], "Q": [ 1298 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1423 ], "LSR": [ "0" ], "Q": [ 1303 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1424 ], "LSR": [ "0" ], "Q": [ 1308 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1425 ], "LSR": [ "0" ], "Q": [ 1313 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1426 ], "LSR": [ "0" ], "Q": [ 1320 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1378 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1427 ], "LSR": [ "0" ], "Q": [ 1331 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1428 ], "LSR": [ "0" ], "Q": [ 1335 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1429 ], "LSR": [ "0" ], "Q": [ 1339 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1430 ], "LSR": [ "0" ], "Q": [ 1343 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1431 ], "LSR": [ "0" ], "Q": [ 1347 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1432 ], "LSR": [ "0" ], "Q": [ 1351 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1433 ], "LSR": [ "0" ], "Q": [ 1355 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1434 ], "LSR": [ "0" ], "Q": [ 1359 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1435 ], "LSR": [ "0" ], "Q": [ 1366 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1436 ], "LSR": [ "0" ], "Q": [ 1373 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1391 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1437 ], "LSR": [ "0" ], "Q": [ 1386 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:47.169-47.228" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ "0" ], "CLK": [ 23 ], "DI": [ 1390 ], "LSR": [ 765 ], "Q": [ 1390 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1395 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1399 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1403 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1407 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1411 ] } }, "soc.cpu.decoded_imm_uj_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1415 ] } }, "soc.cpu.decoded_rd_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1438 ], "LSR": [ "0" ], "Q": [ 1439 ] } }, "soc.cpu.decoded_rd_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1440 ], "LSR": [ "0" ], "Q": [ 1441 ] } }, "soc.cpu.decoded_rd_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1442 ], "LSR": [ "0" ], "Q": [ 1443 ] } }, "soc.cpu.decoded_rd_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1444 ], "LSR": [ "0" ], "Q": [ 1445 ] } }, "soc.cpu.decoded_rd_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1446 ], "LSR": [ "0" ], "Q": [ 1447 ] } }, "soc.cpu.decoded_rs1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1421 ], "LSR": [ "0" ], "Q": [ 797 ] } }, "soc.cpu.decoded_rs1_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1422 ], "LSR": [ "0" ], "Q": [ 796 ] } }, "soc.cpu.decoded_rs1_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1423 ], "LSR": [ "0" ], "Q": [ 795 ] } }, "soc.cpu.decoded_rs1_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1448 ], "LSR": [ "0" ], "Q": [ 766 ] } }, "soc.cpu.decoded_rs1_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 766 ], "C": [ 767 ], "D": [ 765 ], "Z": [ 1448 ] } }, "soc.cpu.decoded_rs1_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1420 ], "LSR": [ "0" ], "Q": [ 798 ] } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1436 ], "LSR": [ "0" ], "Q": [ 779 ] } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1437 ], "LSR": [ "0" ], "Q": [ 778 ] } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1427 ], "LSR": [ "0" ], "Q": [ 777 ] } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1449 ], "LSR": [ "0" ], "Q": [ 815 ] } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 1450 ], "Z": [ 1449 ] } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 815 ], "C": [ 1434 ], "D": [ 765 ], "Z": [ 1450 ] } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_3_DI_LUT4_Z_D_TRELLIS_FF_DI": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1450 ], "LSR": [ "0" ], "Q": [ 788 ] } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1435 ], "LSR": [ "0" ], "Q": [ 780 ] } }, "soc.cpu.decoder_pseudo_trigger_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1451 ], "D": [ 673 ], "Z": [ 1263 ] } }, "soc.cpu.decoder_pseudo_trigger_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 745 ], "LSR": [ 384 ], "Q": [ 1451 ] } }, "soc.cpu.decoder_pseudo_trigger_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1452 ], "C": [ 725 ], "D": [ 726 ], "Z": [ 745 ] } }, "soc.cpu.decoder_trigger_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1453 ], "LSR": [ "0" ], "Q": [ 673 ] } }, "soc.cpu.decoder_trigger_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1454 ], "C": [ 765 ], "D": [ 745 ], "Z": [ 1453 ] } }, "soc.cpu.decoder_trigger_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1455 ], "C": [ 1452 ], "D": [ 740 ], "Z": [ 1454 ] } }, "soc.cpu.instr_add_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1456 ], "LSR": [ 384 ], "Q": [ 1457 ] } }, "soc.cpu.instr_add_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1310 ], "C": [ 1315 ], "D": [ 1458 ], "Z": [ 1456 ] } }, "soc.cpu.instr_addi_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1459 ], "LSR": [ 384 ], "Q": [ 1460 ] } }, "soc.cpu.instr_addi_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1310 ], "C": [ 1315 ], "D": [ 1461 ], "Z": [ 1459 ] } }, "soc.cpu.instr_and_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1462 ], "D": [ 1463 ], "Z": [ 62 ] } }, "soc.cpu.instr_and_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1464 ], "LSR": [ 384 ], "Q": [ 1462 ] } }, "soc.cpu.instr_and_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1458 ], "B": [ 1318 ], "C": [ 1310 ], "D": [ 1315 ], "Z": [ 1464 ] } }, "soc.cpu.instr_andi_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1465 ], "LSR": [ 384 ], "Q": [ 1463 ] } }, "soc.cpu.instr_andi_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1310 ], "C": [ 1315 ], "D": [ 1461 ], "Z": [ 1465 ] } }, "soc.cpu.instr_auipc_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1466 ], "D": [ 1467 ], "Z": [ 1274 ] } }, "soc.cpu.instr_auipc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1468 ], "LSR": [ "0" ], "Q": [ 1466 ] } }, "soc.cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1469 ], "D": [ 1470 ], "Z": [ 1468 ] } }, "soc.cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1471 ], "C": [ 1472 ], "D": [ 1473 ], "Z": [ 1469 ] } }, "soc.cpu.instr_beq_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1463 ], "B": [ 1474 ], "C": [ 1460 ], "D": [ 1475 ], "Z": [ 1476 ] } }, "soc.cpu.instr_beq_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1477 ], "LSR": [ 384 ], "Q": [ 1475 ] } }, "soc.cpu.instr_beq_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1310 ], "C": [ 1315 ], "D": [ 740 ], "Z": [ 1477 ] } }, "soc.cpu.instr_bge_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1478 ], "B": [ 1479 ], "C": [ 1480 ], "D": [ 1481 ], "Z": [ 1482 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1483 ], "C": [ 1484 ], "D": [ 1485 ], "Z": [ 1481 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1486 ], "C": [ 173 ], "D": [ 172 ], "Z": [ 1483 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 172 ], "A1": [ 346 ], "B0": [ 173 ], "B1": [ 347 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1486 ], "COUT": [ 1484 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1487 ], "S1": [ 1485 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 150 ], "A1": [ 192 ], "B0": [ 151 ], "B1": [ 193 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1488 ], "COUT": [ 1489 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1490 ], "S1": [ 1491 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 122 ], "A1": [ 148 ], "B0": [ 123 ], "B1": [ 149 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1492 ], "COUT": [ 1488 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1493 ], "S1": [ 1494 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_10": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 106 ], "A1": [ 98 ], "B0": [ 107 ], "B1": [ 99 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1495 ], "COUT": [ 1496 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1497 ], "S1": [ 1498 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_11": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 134 ], "A1": [ 124 ], "B0": [ 135 ], "B1": [ 125 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1499 ], "COUT": [ 1495 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1500 ], "S1": [ 1501 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_12": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 166 ], "A1": [ 154 ], "B0": [ 167 ], "B1": [ 155 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1502 ], "COUT": [ 1499 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1503 ], "S1": [ 1504 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_13": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 196 ], "A1": [ 185 ], "B0": [ 197 ], "B1": [ 186 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1489 ], "COUT": [ 1502 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1505 ], "S1": [ 1506 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_14": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 116 ], "A1": [ 273 ], "B0": [ 117 ], "B1": [ 274 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 1507 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1508 ], "S1": [ 1509 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 146 ], "A1": [ 120 ], "B0": [ 147 ], "B1": [ 121 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1510 ], "COUT": [ 1492 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1511 ], "S1": [ 1512 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_3": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 254 ], "A1": [ 247 ], "B0": [ 255 ], "B1": [ 248 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1507 ], "COUT": [ 1510 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1513 ], "S1": [ 1514 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_4": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 284 ], "A1": [ 260 ], "B0": [ 285 ], "B1": [ 261 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1515 ], "COUT": [ 1486 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1516 ], "S1": [ 1517 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_5": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 307 ], "A1": [ 298 ], "B0": [ 308 ], "B1": [ 299 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1518 ], "COUT": [ 1515 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1519 ], "S1": [ 1520 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_6": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 324 ], "A1": [ 316 ], "B0": [ 325 ], "B1": [ 317 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1521 ], "COUT": [ 1518 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1522 ], "S1": [ 1523 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_7": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 152 ], "A1": [ 336 ], "B0": [ 153 ], "B1": [ 337 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1524 ], "COUT": [ 1521 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1525 ], "S1": [ 1526 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_8": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 68 ], "A1": [ 59 ], "B0": [ 69 ], "B1": [ 60 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1527 ], "COUT": [ 1524 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1528 ], "S1": [ 1529 ] } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_9": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 89 ], "A1": [ 80 ], "B0": [ 90 ], "B1": [ 81 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 1496 ], "COUT": [ 1527 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1530 ], "S1": [ 1531 ] } }, "soc.cpu.instr_bge_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1532 ], "C": [ 1478 ], "D": [ 1533 ], "Z": [ 1534 ] } }, "soc.cpu.instr_bge_LUT4_C_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1535 ], "B": [ 1536 ], "C": [ 1534 ], "D": [ 1537 ], "Z": [ 1538 ] } }, "soc.cpu.instr_bge_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1539 ], "LSR": [ 384 ], "Q": [ 1478 ] } }, "soc.cpu.instr_bge_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1540 ], "D": [ 740 ], "Z": [ 1539 ] } }, "soc.cpu.instr_bgeu_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1532 ], "C": [ 1541 ], "D": [ 1542 ], "Z": [ 1480 ] } }, "soc.cpu.instr_bgeu_LUT4_B_D_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 172 ], "A1": [ 346 ], "B0": [ 173 ], "B1": [ 347 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 291 ], "COUT": [ 1542 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 175 ], "S1": [ 349 ] } }, "soc.cpu.instr_bgeu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1543 ], "LSR": [ 384 ], "Q": [ 1532 ] } }, "soc.cpu.instr_bgeu_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 740 ], "B": [ 1318 ], "C": [ 1310 ], "D": [ 1315 ], "Z": [ 1543 ] } }, "soc.cpu.instr_blt_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1544 ], "C": [ 1545 ], "D": [ 1546 ], "Z": [ 1535 ] } }, "soc.cpu.instr_blt_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1547 ], "LSR": [ 384 ], "Q": [ 1546 ] } }, "soc.cpu.instr_blt_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1315 ], "C": [ 1310 ], "D": [ 740 ], "Z": [ 1547 ] } }, "soc.cpu.instr_bltu_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1548 ], "C": [ 1549 ], "D": [ 1550 ], "Z": [ 1551 ] } }, "soc.cpu.instr_bltu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1552 ], "LSR": [ 384 ], "Q": [ 1550 ] } }, "soc.cpu.instr_bltu_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 740 ], "C": [ 1310 ], "D": [ 1315 ], "Z": [ 1552 ] } }, "soc.cpu.instr_bne_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1533 ], "B": [ 1553 ], "C": [ 1554 ], "D": [ 1482 ], "Z": [ 277 ] } }, "soc.cpu.instr_bne_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 297 ], "B": [ 335 ], "C": [ 165 ], "D": [ 145 ], "Z": [ 1554 ] } }, "soc.cpu.instr_bne_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1555 ], "LSR": [ 384 ], "Q": [ 1533 ] } }, "soc.cpu.instr_bne_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1310 ], "B": [ 1315 ], "C": [ 740 ], "D": [ 1318 ], "Z": [ 1555 ] } }, "soc.cpu.instr_jal_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1556 ], "LSR": [ "0" ], "Q": [ 748 ] } }, "soc.cpu.instr_jal_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1557 ], "B": [ 1558 ], "C": [ 1559 ], "D": [ 1560 ], "Z": [ 1556 ] } }, "soc.cpu.instr_jal_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1561 ], "D": [ 1562 ], "Z": [ 1557 ] } }, "soc.cpu.instr_jal_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1473 ], "C": [ 1471 ], "D": [ 1472 ], "Z": [ 1558 ] } }, "soc.cpu.instr_jalr_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1461 ], "C": [ 718 ], "D": [ 1563 ], "Z": [ 1328 ] } }, "soc.cpu.instr_jalr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1564 ], "LSR": [ "0" ], "Q": [ 1563 ] } }, "soc.cpu.instr_jalr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1426 ], "B": [ 1558 ], "C": [ 1470 ], "D": [ 1565 ], "Z": [ 1564 ] } }, "soc.cpu.instr_jalr_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1425 ], "D": [ 1424 ], "Z": [ 1565 ] } }, "soc.cpu.instr_lb_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1566 ], "B": [ 1567 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 1569 ] } }, "soc.cpu.instr_lb_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1570 ], "LSR": [ "0" ], "Q": [ 1567 ] } }, "soc.cpu.instr_lb_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1310 ], "C": [ 1315 ], "D": [ 718 ], "Z": [ 1570 ] } }, "soc.cpu.instr_lbu_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1571 ], "B": [ 1567 ], "C": [ 1572 ], "D": [ 1573 ], "Z": [ 1574 ] } }, "soc.cpu.instr_lbu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1575 ], "LSR": [ "0" ], "Q": [ 1571 ] } }, "soc.cpu.instr_lbu_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1315 ], "C": [ 1310 ], "D": [ 718 ], "Z": [ 1575 ] } }, "soc.cpu.instr_lh_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1576 ], "B": [ 1577 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 1578 ] } }, "soc.cpu.instr_lh_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1579 ], "LSR": [ "0" ], "Q": [ 1577 ] } }, "soc.cpu.instr_lh_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1310 ], "B": [ 1315 ], "C": [ 1318 ], "D": [ 718 ], "Z": [ 1579 ] } }, "soc.cpu.instr_lhu_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1580 ], "B": [ 1577 ], "C": [ 1572 ], "D": [ 1581 ], "Z": [ 1582 ] } }, "soc.cpu.instr_lhu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1583 ], "LSR": [ "0" ], "Q": [ 1580 ] } }, "soc.cpu.instr_lhu_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1540 ], "D": [ 718 ], "Z": [ 1583 ] } }, "soc.cpu.instr_lui_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1467 ], "D": [ 717 ], "Z": [ 803 ] } }, "soc.cpu.instr_lui_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1584 ], "LSR": [ "0" ], "Q": [ 1467 ] } }, "soc.cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1585 ], "D": [ 1470 ], "Z": [ 1584 ] } }, "soc.cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1472 ], "C": [ 1471 ], "D": [ 1473 ], "Z": [ 1585 ] } }, "soc.cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1560 ], "B": [ 1562 ], "C": [ 1559 ], "D": [ 1561 ], "Z": [ 1470 ] } }, "soc.cpu.instr_lw_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1586 ], "B": [ 1587 ], "C": [ 1563 ], "D": [ 1548 ], "Z": [ 1588 ] } }, "soc.cpu.instr_lw_LUT4_A_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 723 ], "B": [ 1588 ], "C": [ 1589 ], "D": [ 724 ], "Z": [ 1536 ] } }, "soc.cpu.instr_lw_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1586 ], "C": [ 1572 ], "D": [ 1590 ], "Z": [ 1591 ] } }, "soc.cpu.instr_lw_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1452 ], "B": [ 756 ], "C": [ 384 ], "D": [ 674 ], "Z": [ 1590 ] } }, "soc.cpu.instr_lw_LUT4_B_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 710 ], "D": [ 708 ], "Z": [ 1452 ] } }, "soc.cpu.instr_lw_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1592 ], "LSR": [ "0" ], "Q": [ 1586 ] } }, "soc.cpu.instr_lw_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1593 ], "D": [ 718 ], "Z": [ 1592 ] } }, "soc.cpu.instr_or_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1594 ], "D": [ 1474 ], "Z": [ 63 ] } }, "soc.cpu.instr_or_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1549 ], "B": [ 1550 ], "C": [ 1462 ], "D": [ 1594 ], "Z": [ 1595 ] } }, "soc.cpu.instr_or_LUT4_D_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1476 ], "B": [ 1596 ], "C": [ 1597 ], "D": [ 1595 ], "Z": [ 1598 ] } }, "soc.cpu.instr_or_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1599 ], "LSR": [ 384 ], "Q": [ 1594 ] } }, "soc.cpu.instr_or_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1458 ], "C": [ 1310 ], "D": [ 1315 ], "Z": [ 1599 ] } }, "soc.cpu.instr_ori_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1600 ], "LSR": [ 384 ], "Q": [ 1474 ] } }, "soc.cpu.instr_ori_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1310 ], "C": [ 1315 ], "D": [ 1461 ], "Z": [ 1600 ] } }, "soc.cpu.instr_rdcycle_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1601 ], "LSR": [ "0" ], "Q": [ 723 ] } }, "soc.cpu.instr_rdcycle_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1273 ], "C": [ 1602 ], "D": [ 1603 ], "Z": [ 1601 ] } }, "soc.cpu.instr_rdcycleh_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1604 ], "C": [ 1605 ], "D": [ 1606 ], "Z": [ 724 ] } }, "soc.cpu.instr_rdcycleh_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1607 ], "LSR": [ "0" ], "Q": [ 1604 ] } }, "soc.cpu.instr_rdcycleh_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1273 ], "C": [ 1602 ], "D": [ 1608 ], "Z": [ 1607 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1609 ], "LSR": [ "0" ], "Q": [ 1606 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1280 ], "B": [ 1602 ], "C": [ 1603 ], "D": [ 1273 ], "Z": [ 1609 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1375 ], "D": [ 1368 ], "Z": [ 1602 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1361 ], "B": [ 1356 ], "C": [ 1610 ], "D": [ 1611 ], "Z": [ 1603 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1612 ], "C": [ 1613 ], "D": [ 1614 ], "Z": [ 1610 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1593 ], "C": [ 1615 ], "D": [ 1616 ], "Z": [ 1612 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1290 ], "B": [ 1285 ], "C": [ 1617 ], "D": [ 1618 ], "Z": [ 1615 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1305 ], "B": [ 1300 ], "C": [ 1295 ], "D": [ 1329 ], "Z": [ 1616 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1619 ], "B": [ 1620 ], "C": [ 1621 ], "D": [ 1622 ], "Z": [ 1613 ] } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1344 ], "B": [ 1340 ], "C": [ 1323 ], "D": [ 1623 ], "Z": [ 1614 ] } }, "soc.cpu.instr_rdinstrh_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1624 ], "LSR": [ "0" ], "Q": [ 1605 ] } }, "soc.cpu.instr_rdinstrh_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1280 ], "B": [ 1602 ], "C": [ 1608 ], "D": [ 1273 ], "Z": [ 1624 ] } }, "soc.cpu.instr_rdinstrh_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1610 ], "D": [ 1625 ], "Z": [ 1608 ] } }, "soc.cpu.instr_rdinstrh_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1352 ], "B": [ 1361 ], "C": [ 1356 ], "D": [ 1348 ], "Z": [ 1625 ] } }, "soc.cpu.instr_sb_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1626 ], "C": [ 1627 ], "D": [ 1587 ], "Z": [ 1573 ] } }, "soc.cpu.instr_sb_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1628 ], "LSR": [ "0" ], "Q": [ 1587 ] } }, "soc.cpu.instr_sb_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1310 ], "C": [ 1315 ], "D": [ 720 ], "Z": [ 1628 ] } }, "soc.cpu.instr_sh_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1626 ], "C": [ 1627 ], "D": [ 1629 ], "Z": [ 1581 ] } }, "soc.cpu.instr_sh_LUT4_D_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 384 ], "D": [ 710 ], "Z": [ 1627 ] } }, "soc.cpu.instr_sh_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1630 ], "LSR": [ "0" ], "Q": [ 1629 ] } }, "soc.cpu.instr_sh_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1310 ], "B": [ 1315 ], "C": [ 720 ], "D": [ 1318 ], "Z": [ 1630 ] } }, "soc.cpu.instr_sll_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1631 ], "B": [ 1632 ], "C": [ 57 ], "D": [ 1457 ], "Z": [ 1597 ] } }, "soc.cpu.instr_sll_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1633 ], "LSR": [ 384 ], "Q": [ 1632 ] } }, "soc.cpu.instr_sll_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1310 ], "B": [ 1315 ], "C": [ 1458 ], "D": [ 1318 ], "Z": [ 1633 ] } }, "soc.cpu.instr_slli_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1634 ], "B": [ 1635 ], "C": [ 1580 ], "D": [ 1577 ], "Z": [ 1596 ] } }, "soc.cpu.instr_slli_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1636 ], "LSR": [ "0" ], "Q": [ 1634 ] } }, "soc.cpu.instr_slli_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1310 ], "B": [ 1315 ], "C": [ 1637 ], "D": [ 1318 ], "Z": [ 1636 ] } }, "soc.cpu.instr_slt_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1544 ], "B": [ 1545 ], "C": [ 1638 ], "D": [ 1263 ], "Z": [ 1639 ] } }, "soc.cpu.instr_slt_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1640 ], "LSR": [ 384 ], "Q": [ 1544 ] } }, "soc.cpu.instr_slt_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1458 ], "D": [ 1593 ], "Z": [ 1640 ] } }, "soc.cpu.instr_slti_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1641 ], "LSR": [ 384 ], "Q": [ 1545 ] } }, "soc.cpu.instr_slti_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1593 ], "D": [ 1461 ], "Z": [ 1641 ] } }, "soc.cpu.instr_sltiu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1642 ], "LSR": [ 384 ], "Q": [ 1549 ] } }, "soc.cpu.instr_sltiu_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1310 ], "B": [ 1318 ], "C": [ 1315 ], "D": [ 1461 ], "Z": [ 1642 ] } }, "soc.cpu.instr_sltu_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 740 ], "C": [ 1548 ], "D": [ 1549 ], "Z": [ 1638 ] } }, "soc.cpu.instr_sltu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1643 ], "LSR": [ 384 ], "Q": [ 1548 ] } }, "soc.cpu.instr_sltu_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1310 ], "B": [ 1318 ], "C": [ 1458 ], "D": [ 1315 ], "Z": [ 1643 ] } }, "soc.cpu.instr_sra_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1644 ], "B": [ 1645 ], "C": [ 346 ], "D": [ 1646 ], "Z": [ 1647 ] } }, "soc.cpu.instr_sra_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 928 ], "C": [ 1644 ], "D": [ 1645 ], "Z": [ 1648 ] } }, "soc.cpu.instr_sra_LUT4_C_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1649 ], "C": [ 1650 ], "D": [ 1651 ], "Z": [ 928 ] } }, "soc.cpu.instr_sra_LUT4_C_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1652 ], "C": [ 1653 ], "D": [ 1654 ], "Z": [ 1651 ] } }, "soc.cpu.instr_sra_LUT4_C_Z_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1648 ], "B": [ 729 ], "C": [ 346 ], "D": [ 1084 ], "Z": [ 1655 ] } }, "soc.cpu.instr_sra_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1656 ], "LSR": [ 384 ], "Q": [ 1644 ] } }, "soc.cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1657 ], "D": [ 1658 ], "Z": [ 1656 ] } }, "soc.cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1340 ], "B": [ 1540 ], "C": [ 1323 ], "D": [ 1659 ], "Z": [ 1657 ] } }, "soc.cpu.instr_srai_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1660 ], "LSR": [ "0" ], "Q": [ 1645 ] } }, "soc.cpu.instr_srai_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1657 ], "D": [ 1461 ], "Z": [ 1660 ] } }, "soc.cpu.instr_srl_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1644 ], "B": [ 1661 ], "C": [ 1645 ], "D": [ 1662 ], "Z": [ 1537 ] } }, "soc.cpu.instr_srl_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1663 ], "LSR": [ 384 ], "Q": [ 1661 ] } }, "soc.cpu.instr_srl_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1458 ], "D": [ 1540 ], "Z": [ 1663 ] } }, "soc.cpu.instr_srl_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1315 ], "C": [ 1310 ], "D": [ 1318 ], "Z": [ 1540 ] } }, "soc.cpu.instr_srli_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1664 ], "LSR": [ "0" ], "Q": [ 1662 ] } }, "soc.cpu.instr_srli_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1637 ], "D": [ 1540 ], "Z": [ 1664 ] } }, "soc.cpu.instr_srli_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1665 ], "D": [ 1461 ], "Z": [ 1637 ] } }, "soc.cpu.instr_srli_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1665 ], "D": [ 1658 ], "Z": [ 1458 ] } }, "soc.cpu.instr_sub_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1666 ], "LSR": [ 384 ], "Q": [ 57 ] } }, "soc.cpu.instr_sub_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1340 ], "B": [ 1667 ], "C": [ 1323 ], "D": [ 1659 ], "Z": [ 1666 ] } }, "soc.cpu.instr_sub_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1310 ], "C": [ 1315 ], "D": [ 1658 ], "Z": [ 1667 ] } }, "soc.cpu.instr_sub_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1323 ], "C": [ 1340 ], "D": [ 1659 ], "Z": [ 1665 ] } }, "soc.cpu.instr_sub_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1329 ], "B": [ 1356 ], "C": [ 1344 ], "D": [ 1611 ], "Z": [ 1659 ] } }, "soc.cpu.instr_sub_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1348 ], "D": [ 1352 ], "Z": [ 1611 ] } }, "soc.cpu.instr_sw_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1668 ], "B": [ 1629 ], "C": [ 1571 ], "D": [ 1567 ], "Z": [ 1589 ] } }, "soc.cpu.instr_sw_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1626 ], "C": [ 1627 ], "D": [ 1668 ], "Z": [ 1669 ] } }, "soc.cpu.instr_sw_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1670 ], "LSR": [ "0" ], "Q": [ 1668 ] } }, "soc.cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1593 ], "D": [ 720 ], "Z": [ 1670 ] } }, "soc.cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1318 ], "C": [ 1310 ], "D": [ 1315 ], "Z": [ 1593 ] } }, "soc.cpu.instr_xor_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1631 ], "D": [ 1635 ], "Z": [ 43 ] } }, "soc.cpu.instr_xor_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1671 ], "LSR": [ 384 ], "Q": [ 1631 ] } }, "soc.cpu.instr_xor_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1315 ], "C": [ 1310 ], "D": [ 1458 ], "Z": [ 1671 ] } }, "soc.cpu.instr_xori_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1672 ], "LSR": [ 384 ], "Q": [ 1635 ] } }, "soc.cpu.instr_xori_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1318 ], "B": [ 1315 ], "C": [ 1310 ], "D": [ 1461 ], "Z": [ 1672 ] } }, "soc.cpu.is_alu_reg_imm_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1673 ], "LSR": [ "0" ], "Q": [ 1461 ] } }, "soc.cpu.is_alu_reg_imm_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1674 ], "D": [ 1469 ], "Z": [ 1673 ] } }, "soc.cpu.is_alu_reg_reg_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1675 ], "LSR": [ "0" ], "Q": [ 1658 ] } }, "soc.cpu.is_alu_reg_reg_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1674 ], "D": [ 1585 ], "Z": [ 1675 ] } }, "soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1676 ], "LSR": [ 384 ], "Q": [ 740 ] } }, "soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1674 ], "D": [ 1558 ], "Z": [ 1676 ] } }, "soc.cpu.is_compare_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 276 ], "B": [ 43 ], "C": [ 62 ], "D": [ 63 ], "Z": [ 58 ] } }, "soc.cpu.is_compare_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1639 ], "LSR": [ 384 ], "Q": [ 276 ] } }, "soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1677 ], "LSR": [ "0" ], "Q": [ 716 ] } }, "soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111110110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1315 ], "B": [ 1318 ], "C": [ 1461 ], "D": [ 1563 ], "Z": [ 1677 ] } }, "soc.cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1678 ], "LSR": [ "0" ], "Q": [ 718 ] } }, "soc.cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1473 ], "B": [ 1471 ], "C": [ 1472 ], "D": [ 1674 ], "Z": [ 1678 ] } }, "soc.cpu.is_lui_auipc_jal_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 798 ], "C": [ 1679 ], "D": [ 717 ], "Z": [ 801 ] } }, "soc.cpu.is_lui_auipc_jal_LUT4_D_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 795 ], "B": [ 796 ], "C": [ 797 ], "D": [ 766 ], "Z": [ 1679 ] } }, "soc.cpu.is_lui_auipc_jal_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1680 ], "LSR": [ "0" ], "Q": [ 717 ] } }, "soc.cpu.is_lui_auipc_jal_TRELLIS_FF_Q_DI_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1680 ], "C": [ 1538 ], "D": [ 1598 ], "Z": [ 715 ] } }, "soc.cpu.is_lui_auipc_jal_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 748 ], "D": [ 1274 ], "Z": [ 1680 ] } }, "soc.cpu.is_sb_sh_sw_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 720 ], "C": [ 740 ], "D": [ 1329 ], "Z": [ 1275 ] } }, "soc.cpu.is_sb_sh_sw_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 765 ], "CLK": [ 23 ], "DI": [ 1681 ], "LSR": [ "0" ], "Q": [ 720 ] } }, "soc.cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1473 ], "B": [ 1472 ], "C": [ 1471 ], "D": [ 1674 ], "Z": [ 1681 ] } }, "soc.cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1559 ], "B": [ 1560 ], "C": [ 1561 ], "D": [ 1562 ], "Z": [ 1674 ] } }, "soc.cpu.is_sll_srl_sra_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1682 ], "C": [ 720 ], "D": [ 718 ], "Z": [ 1683 ] } }, "soc.cpu.is_sll_srl_sra_LUT4_B_Z_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1683 ], "B": [ 1684 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 738 ] } }, "soc.cpu.is_sll_srl_sra_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101001100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 762 ], "B": [ 725 ], "C": [ 1682 ], "D": [ 1685 ], "Z": [ 1686 ] } }, "soc.cpu.is_sll_srl_sra_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 716 ], "D": [ 717 ], "Z": [ 1685 ] } }, "soc.cpu.is_sll_srl_sra_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111111101010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1684 ], "B": [ 720 ], "C": [ 1685 ], "D": [ 1686 ], "Z": [ 1687 ] } }, "soc.cpu.is_sll_srl_sra_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 718 ], "B": [ 723 ], "C": [ 724 ], "D": [ 1682 ], "Z": [ 733 ] } }, "soc.cpu.is_sll_srl_sra_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1688 ], "LSR": [ "0" ], "Q": [ 1682 ] } }, "soc.cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1689 ], "D": [ 1658 ], "Z": [ 1688 ] } }, "soc.cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1315 ], "B": [ 1318 ], "C": [ 1665 ], "D": [ 1657 ], "Z": [ 1689 ] } }, "soc.cpu.is_slli_srli_srai_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1263 ], "CLK": [ 23 ], "DI": [ 1690 ], "LSR": [ "0" ], "Q": [ 722 ] } }, "soc.cpu.is_slli_srli_srai_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1689 ], "D": [ 1461 ], "Z": [ 1690 ] } }, "soc.cpu.is_slti_blt_slt_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1541 ], "C": [ 1479 ], "D": [ 1534 ], "Z": [ 1553 ] } }, "soc.cpu.is_slti_blt_slt_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1535 ], "LSR": [ "0" ], "Q": [ 1479 ] } }, "soc.cpu.is_sltiu_bltu_sltu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1551 ], "LSR": [ "0" ], "Q": [ 1541 ] } }, "soc.cpu.latched_branch_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1087 ], "D": [ 1088 ], "Z": [ 1094 ] } }, "soc.cpu.latched_branch_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1691 ], "CLK": [ 23 ], "DI": [ 1692 ], "LSR": [ 384 ], "Q": [ 1087 ] } }, "soc.cpu.latched_branch_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1693 ], "C": [ 674 ], "D": [ 1694 ], "Z": [ 1692 ] } }, "soc.cpu.latched_branch_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 748 ], "D": [ 673 ], "Z": [ 1693 ] } }, "soc.cpu.latched_branch_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1563 ], "B": [ 277 ], "C": [ 740 ], "D": [ 735 ], "Z": [ 1694 ] } }, "soc.cpu.latched_compr_CCU2C_B0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 760 ], "A1": [ 821 ], "B0": [ 1695 ], "B1": [ 1696 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 1202 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1216 ], "S1": [ 1204 ] } }, "soc.cpu.latched_compr_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 1695 ], "Z": [ 1696 ] } }, "soc.cpu.latched_compr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1697 ], "CLK": [ 23 ], "DI": [ "0" ], "LSR": [ "0" ], "Q": [ 1695 ] } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1697 ], "D": [ 1698 ], "Z": [ 1699 ] } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1087 ], "B": [ 1088 ], "C": [ 783 ], "D": [ 1700 ], "Z": [ 1698 ] } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 781 ], "B": [ 782 ], "C": [ 784 ], "D": [ 1701 ], "Z": [ 1700 ] } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1699 ], "D": [ 1701 ], "Z": [ 808 ] } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1701 ], "D": [ 1699 ], "Z": [ 785 ] } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 384 ], "D": [ 674 ], "Z": [ 1697 ] } }, "soc.cpu.latched_is_lb_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1566 ], "B": [ 1576 ], "C": [ 1702 ], "D": [ 757 ], "Z": [ 1703 ] } }, "soc.cpu.latched_is_lb_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1704 ], "CLK": [ 23 ], "DI": [ 1569 ], "LSR": [ 384 ], "Q": [ 1566 ] } }, "soc.cpu.latched_is_lb_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 674 ], "D": [ 708 ], "Z": [ 1704 ] } }, "soc.cpu.latched_is_lh_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1576 ], "D": [ 1566 ], "Z": [ 1705 ] } }, "soc.cpu.latched_is_lh_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1704 ], "CLK": [ 23 ], "DI": [ 1578 ], "LSR": [ 384 ], "Q": [ 1576 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1691 ], "CLK": [ 23 ], "DI": [ 1706 ], "LSR": [ 384 ], "Q": [ 1701 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1691 ], "CLK": [ 23 ], "DI": [ 1707 ], "LSR": [ 384 ], "Q": [ 784 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 1441 ], "C": [ 1708 ], "D": [ 784 ], "Z": [ 1707 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1691 ], "CLK": [ 23 ], "DI": [ 1709 ], "LSR": [ 384 ], "Q": [ 783 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 1443 ], "C": [ 1708 ], "D": [ 783 ], "Z": [ 1709 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:43.167-43.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1691 ], "CLK": [ 23 ], "DI": [ 1710 ], "LSR": [ 384 ], "Q": [ 782 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 1445 ], "C": [ 1708 ], "D": [ 782 ], "Z": [ 1710 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1691 ], "CLK": [ 23 ], "DI": [ 1711 ], "LSR": [ 384 ], "Q": [ 781 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_4_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 1447 ], "C": [ 1708 ], "D": [ 781 ], "Z": [ 1711 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 674 ], "D": [ 735 ], "Z": [ 1691 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 1439 ], "C": [ 1708 ], "D": [ 1701 ], "Z": [ 1706 ] } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 740 ], "D": [ 735 ], "Z": [ 1708 ] } }, "soc.cpu.latched_stalu_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1691 ], "CLK": [ 23 ], "DI": [ 1712 ], "LSR": [ 384 ], "Q": [ 1097 ] } }, "soc.cpu.latched_stalu_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1097 ], "C": [ 740 ], "D": [ 735 ], "Z": [ 1712 ] } }, "soc.cpu.latched_store_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:43.167-43.227" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1713 ], "CLK": [ 23 ], "DI": [ 1714 ], "LSR": [ 384 ], "Q": [ 1088 ] } }, "soc.cpu.latched_store_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1691 ], "C": [ 708 ], "D": [ 1715 ], "Z": [ 1713 ] } }, "soc.cpu.latched_store_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1716 ], "D": [ 1717 ], "Z": [ 1714 ] } }, "soc.cpu.latched_store_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 723 ], "B": [ 1088 ], "C": [ 724 ], "D": [ 731 ], "Z": [ 1716 ] } }, "soc.cpu.latched_store_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1455 ], "B": [ 1708 ], "C": [ 708 ], "D": [ 729 ], "Z": [ 1717 ] } }, "soc.cpu.latched_store_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 277 ], "D": [ 735 ], "Z": [ 1455 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1719 ], "LSR": [ "0" ], "Q": [ 1720 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1721 ], "LSR": [ "0" ], "Q": [ 1722 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1723 ], "LSR": [ "0" ], "Q": [ 1724 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1725 ], "LSR": [ "0" ], "Q": [ 1726 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1727 ], "LSR": [ "0" ], "Q": [ 1728 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1729 ], "LSR": [ "0" ], "Q": [ 1730 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1731 ], "LSR": [ "0" ], "Q": [ 1732 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1733 ], "LSR": [ "0" ], "Q": [ 1734 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1735 ], "LSR": [ "0" ], "Q": [ 1736 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1737 ], "LSR": [ "0" ], "Q": [ 1738 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1739 ], "LSR": [ "0" ], "Q": [ 1740 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ "0" ], "LSR": [ "0" ], "Q": [ 1741 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ "0" ], "LSR": [ "0" ], "Q": [ 1742 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1743 ], "LSR": [ "0" ], "Q": [ 1744 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1745 ], "LSR": [ "0" ], "Q": [ 1746 ] } }, "soc.cpu.mem_addr_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1718 ], "CLK": [ 23 ], "DI": [ 1747 ], "LSR": [ "0" ], "Q": [ 1748 ] } }, "soc.cpu.mem_do_prefetch_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:47.169-47.228" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 742 ], "CLK": [ 23 ], "DI": [ 1749 ], "LSR": [ 1750 ], "Q": [ 725 ] } }, "soc.cpu.mem_do_prefetch_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 748 ], "C": [ 1697 ], "D": [ 673 ], "Z": [ 742 ] } }, "soc.cpu.mem_do_prefetch_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:79.33-80.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ "0" ], "D": [ 1563 ], "Z": [ 1749 ] } }, "soc.cpu.mem_do_rdata_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 384 ], "B": [ 739 ], "C": [ 725 ], "D": [ 1751 ], "Z": [ 1568 ] } }, "soc.cpu.mem_do_rdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:48.167-48.226" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1750 ], "CLK": [ 23 ], "DI": [ "0" ], "LSR": [ 1572 ], "Q": [ 1751 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:48.167-48.226" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1752 ], "CLK": [ 23 ], "DI": [ 1753 ], "LSR": [ 1754 ], "Q": [ 762 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1750 ], "C": [ 674 ], "D": [ 1715 ], "Z": [ 1752 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1715 ], "C": [ 1452 ], "D": [ 384 ], "Z": [ 1755 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 729 ], "D": [ 731 ], "Z": [ 1715 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 731 ], "B": [ 1756 ], "C": [ 1757 ], "D": [ 1750 ], "Z": [ 1753 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1684 ], "B": [ 762 ], "C": [ 763 ], "D": [ 1687 ], "Z": [ 1756 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 715 ], "D": [ 719 ], "Z": [ 1684 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 748 ], "B": [ 673 ], "C": [ 674 ], "D": [ 1758 ], "Z": [ 1757 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 762 ], "B": [ 725 ], "C": [ 928 ], "D": [ 729 ], "Z": [ 1758 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 277 ], "B": [ 384 ], "C": [ 751 ], "D": [ 1759 ], "Z": [ 1754 ] } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_LSR_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 1715 ], "C": [ 740 ], "D": [ 1452 ], "Z": [ 1759 ] } }, "soc.cpu.mem_do_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:48.167-48.226" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1750 ], "CLK": [ 23 ], "DI": [ "0" ], "LSR": [ 1760 ], "Q": [ 1761 ] } }, "soc.cpu.mem_do_wdata_TRELLIS_FF_Q_LSR_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 384 ], "B": [ 1713 ], "C": [ 751 ], "D": [ 1626 ], "Z": [ 1760 ] } }, "soc.cpu.mem_la_addr_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 346 ], "B": [ 1762 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1743 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 172 ], "B": [ 1763 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1745 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 120 ], "B": [ 1764 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1721 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_10_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1188 ], "C": [ 1190 ], "D": [ 1094 ], "Z": [ 1764 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 146 ], "B": [ 1765 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1735 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_11_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1194 ], "C": [ 1196 ], "D": [ 1094 ], "Z": [ 1765 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 247 ], "B": [ 1766 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1737 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_12_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1199 ], "C": [ 1201 ], "D": [ 1094 ], "Z": [ 1766 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 254 ], "B": [ 1767 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1739 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_13_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1205 ], "C": [ 1207 ], "D": [ 1094 ], "Z": [ 1767 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_1_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1148 ], "C": [ 1150 ], "D": [ 1094 ], "Z": [ 1763 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 260 ], "B": [ 1768 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1747 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_2_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1208 ], "C": [ 1210 ], "D": [ 1094 ], "Z": [ 1768 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 284 ], "B": [ 1769 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1723 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_3_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1222 ], "C": [ 1224 ], "D": [ 1094 ], "Z": [ 1769 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 298 ], "B": [ 1770 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1725 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_4_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1227 ], "C": [ 1229 ], "D": [ 1094 ], "Z": [ 1770 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 307 ], "B": [ 1771 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1727 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_5_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1233 ], "C": [ 1235 ], "D": [ 1094 ], "Z": [ 1771 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 316 ], "B": [ 1772 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1729 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_6_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1238 ], "C": [ 1240 ], "D": [ 1094 ], "Z": [ 1772 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 324 ], "B": [ 1773 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1731 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_7_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1244 ], "C": [ 1246 ], "D": [ 1094 ], "Z": [ 1773 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 148 ], "B": [ 1774 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1733 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_8_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1177 ], "C": [ 1179 ], "D": [ 1094 ], "Z": [ 1774 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 122 ], "B": [ 1775 ], "C": [ 725 ], "D": [ 762 ], "Z": [ 1719 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_9_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1183 ], "C": [ 1185 ], "D": [ 1094 ], "Z": [ 1775 ] } }, "soc.cpu.mem_la_addr_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1258 ], "C": [ 1260 ], "D": [ 1094 ], "Z": [ 1762 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1323 ], "C": [ 1776 ], "D": [ 1777 ], "Z": [ 1428 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1340 ], "C": [ 1778 ], "D": [ 1777 ], "Z": [ 1429 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1290 ], "C": [ 1779 ], "D": [ 1777 ], "Z": [ 1420 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1780 ], "B": [ 1781 ], "C": [ 1782 ], "D": [ 1783 ], "Z": [ 1779 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1784 ], "B": [ 1785 ], "C": [ 1786 ], "D": [ 1787 ], "Z": [ 1781 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1788 ], "D": [ 1742 ], "Z": [ 1784 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1789 ], "C": [ 1790 ], "D": [ 1791 ], "Z": [ 1785 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1792 ], "D": [ 1793 ], "Z": [ 1790 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1794 ], "B": [ 1795 ], "C": [ 1796 ], "D": [ 1797 ], "Z": [ 1786 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1742 ], "D": [ 1798 ], "Z": [ 1796 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111101010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1799 ], "B": [ 1787 ], "C": [ 1800 ], "D": [ 1792 ], "Z": [ 1782 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1801 ], "B": [ 1795 ], "C": [ 1802 ], "D": [ 1787 ], "Z": [ 1800 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1803 ], "C": [ 1789 ], "D": [ 1787 ], "Z": [ 1802 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1804 ], "C": [ 1805 ], "D": [ 1806 ], "Z": [ 1783 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1807 ], "C": [ 1808 ], "D": [ 1780 ], "Z": [ 1804 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1798 ], "C": [ 1742 ], "D": [ 1789 ], "Z": [ 1808 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010001111111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1809 ], "B": [ 1810 ], "C": [ 1787 ], "D": [ 1792 ], "Z": [ 1805 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1811 ], "C": [ 1812 ], "D": [ 1792 ], "Z": [ 1810 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1813 ], "C": [ 1796 ], "D": [ 1793 ], "Z": [ 1811 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1295 ], "C": [ 1814 ], "D": [ 1777 ], "Z": [ 1421 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1814 ], "D": [ 1703 ], "Z": [ 1815 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1814 ], "D": [ 1816 ], "Z": [ 1817 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1818 ], "B": [ 1819 ], "C": [ 1806 ], "D": [ 1780 ], "Z": [ 1814 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1791 ], "B": [ 1788 ], "C": [ 1820 ], "D": [ 1797 ], "Z": [ 1818 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1742 ], "D": [ 1798 ], "Z": [ 1791 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1798 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 1788 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000000110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1792 ], "B": [ 1742 ], "C": [ 1821 ], "D": [ 1798 ], "Z": [ 1820 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1795 ], "B": [ 1821 ], "C": [ 1803 ], "D": [ 1742 ], "Z": [ 1812 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1793 ], "D": [ 1789 ], "Z": [ 1821 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1792 ], "D": [ 1787 ], "Z": [ 1797 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1822 ], "B": [ 1823 ], "C": [ 1742 ], "D": [ 1824 ], "Z": [ 1819 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111010111001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1787 ], "B": [ 1792 ], "C": [ 1793 ], "D": [ 1789 ], "Z": [ 1822 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111100000000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1792 ], "B": [ 1787 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 1823 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1825 ], "B": [ 1826 ], "C": [ 1742 ], "D": [ 1798 ], "Z": [ 1824 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1792 ], "B": [ 1789 ], "C": [ 1787 ], "D": [ 1793 ], "Z": [ 1825 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1789 ], "C": [ 1792 ], "D": [ 1793 ], "Z": [ 1826 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1300 ], "C": [ 1827 ], "D": [ 1777 ], "Z": [ 1422 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1827 ], "D": [ 1703 ], "Z": [ 1828 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1829 ], "B": [ 1830 ], "C": [ 1806 ], "D": [ 1780 ], "Z": [ 1827 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1831 ], "B": [ 1832 ], "C": [ 1833 ], "D": [ 1787 ], "Z": [ 1829 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111110100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1793 ], "B": [ 1798 ], "C": [ 1789 ], "D": [ 1834 ], "Z": [ 1831 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1835 ], "D": [ 1836 ], "Z": [ 1832 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1789 ], "C": [ 1742 ], "D": [ 1793 ], "Z": [ 1835 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1813 ], "B": [ 1793 ], "C": [ 1796 ], "D": [ 1792 ], "Z": [ 1836 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1792 ], "B": [ 1837 ], "C": [ 1838 ], "D": [ 1839 ], "Z": [ 1833 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111111110001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1793 ], "C": [ 1789 ], "D": [ 1742 ], "Z": [ 1837 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1791 ], "C": [ 1840 ], "D": [ 1841 ], "Z": [ 1838 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1742 ], "C": [ 1842 ], "D": [ 1790 ], "Z": [ 1839 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1843 ], "B": [ 1844 ], "C": [ 1845 ], "D": [ 1787 ], "Z": [ 1830 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1846 ], "B": [ 1842 ], "C": [ 1793 ], "D": [ 1836 ], "Z": [ 1843 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1798 ], "D": [ 1789 ], "Z": [ 1842 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1813 ], "B": [ 1798 ], "C": [ 1793 ], "D": [ 1834 ], "Z": [ 1844 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1742 ], "D": [ 1789 ], "Z": [ 1813 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1847 ], "B": [ 1848 ], "C": [ 1849 ], "D": [ 1792 ], "Z": [ 1845 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1789 ], "B": [ 1798 ], "C": [ 1742 ], "D": [ 1793 ], "Z": [ 1847 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1789 ], "C": [ 1742 ], "D": [ 1793 ], "Z": [ 1848 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100101000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1789 ], "B": [ 1793 ], "C": [ 1742 ], "D": [ 1798 ], "Z": [ 1849 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_13": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1305 ], "C": [ 1850 ], "D": [ 1777 ], "Z": [ 1423 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1363 ], "C": [ 1851 ], "D": [ 1777 ], "Z": [ 1438 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101001111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1852 ], "B": [ 1851 ], "C": [ 273 ], "D": [ 116 ], "Z": [ 1853 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1854 ], "B": [ 1852 ], "C": [ 1851 ], "D": [ 1855 ], "Z": [ 1856 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1857 ], "B": [ 1858 ], "C": [ 1859 ], "D": [ 1860 ], "Z": [ 1851 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1861 ], "B": [ 1862 ], "C": [ 1863 ], "D": [ 1864 ], "Z": [ 1857 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101101100101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1866 ], "C": [ 1867 ], "D": [ 1868 ], "Z": [ 1861 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1867 ], "B": [ 1865 ], "C": [ 1866 ], "D": [ 1868 ], "Z": [ 1862 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1869 ], "B": [ 1870 ], "C": [ 1863 ], "D": [ 1871 ], "Z": [ 1864 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1867 ], "B": [ 1865 ], "C": [ 1866 ], "D": [ 1868 ], "Z": [ 1869 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111011100011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1866 ], "C": [ 1868 ], "D": [ 1867 ], "Z": [ 1870 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1872 ], "B": [ 1873 ], "C": [ 1874 ], "D": [ 1868 ], "Z": [ 1858 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1875 ], "B": [ 1876 ], "C": [ 1877 ], "D": [ 1866 ], "Z": [ 1872 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1863 ], "D": [ 1865 ], "Z": [ 1876 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1868 ], "B": [ 1878 ], "C": [ 1866 ], "D": [ 1877 ], "Z": [ 1879 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1863 ], "B": [ 1871 ], "C": [ 1867 ], "D": [ 1865 ], "Z": [ 1877 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010000010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1866 ], "B": [ 1865 ], "C": [ 1880 ], "D": [ 1863 ], "Z": [ 1873 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1871 ], "D": [ 1867 ], "Z": [ 1880 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1881 ], "B": [ 1880 ], "C": [ 1876 ], "D": [ 1882 ], "Z": [ 1874 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1863 ], "C": [ 1865 ], "D": [ 1883 ], "Z": [ 1882 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1370 ], "C": [ 1884 ], "D": [ 1777 ], "Z": [ 1440 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101001111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1885 ], "B": [ 1884 ], "C": [ 273 ], "D": [ 116 ], "Z": [ 1886 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1854 ], "B": [ 1885 ], "C": [ 1884 ], "D": [ 1855 ], "Z": [ 1887 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1888 ], "B": [ 1889 ], "C": [ 1859 ], "D": [ 1890 ], "Z": [ 1884 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1867 ], "C": [ 1891 ], "D": [ 1892 ], "Z": [ 1888 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110001011011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1866 ], "B": [ 1865 ], "C": [ 1863 ], "D": [ 1871 ], "Z": [ 1891 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110001100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1866 ], "C": [ 1871 ], "D": [ 1863 ], "Z": [ 1892 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1893 ], "B": [ 1894 ], "C": [ 1860 ], "D": [ 1868 ], "Z": [ 1889 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1875 ], "B": [ 1876 ], "C": [ 1895 ], "D": [ 1866 ], "Z": [ 1893 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1867 ], "C": [ 1863 ], "D": [ 1871 ], "Z": [ 1895 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1896 ], "B": [ 1897 ], "C": [ 1895 ], "D": [ 1866 ], "Z": [ 1894 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1863 ], "B": [ 1871 ], "C": [ 1865 ], "D": [ 1867 ], "Z": [ 1896 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010100100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1866 ], "B": [ 1860 ], "C": [ 1896 ], "D": [ 1897 ], "Z": [ 1898 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1898 ], "C": [ 1879 ], "D": [ 1899 ], "Z": [ 1850 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1900 ], "B": [ 1901 ], "C": [ 1860 ], "D": [ 1859 ], "Z": [ 1899 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1863 ], "B": [ 1871 ], "C": [ 1865 ], "D": [ 1902 ], "Z": [ 1900 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1867 ], "C": [ 1866 ], "D": [ 1868 ], "Z": [ 1902 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1903 ], "B": [ 1904 ], "C": [ 1868 ], "D": [ 1866 ], "Z": [ 1901 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001101011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1867 ], "B": [ 1871 ], "C": [ 1863 ], "D": [ 1865 ], "Z": [ 1903 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010001000101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1867 ], "C": [ 1865 ], "D": [ 1863 ], "Z": [ 1904 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1863 ], "B": [ 1871 ], "C": [ 1865 ], "D": [ 1867 ], "Z": [ 1897 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1905 ], "B": [ 1906 ], "C": [ 1889 ], "D": [ 1860 ], "Z": [ 1890 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111110101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1907 ], "B": [ 1908 ], "C": [ 1868 ], "D": [ 1866 ], "Z": [ 1905 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111101001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1863 ], "B": [ 1867 ], "C": [ 1865 ], "D": [ 1871 ], "Z": [ 1907 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010001010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1863 ], "B": [ 1867 ], "C": [ 1865 ], "D": [ 1871 ], "Z": [ 1908 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1866 ], "C": [ 1909 ], "D": [ 1910 ], "Z": [ 1906 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1863 ], "C": [ 1865 ], "D": [ 1867 ], "Z": [ 1910 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1377 ], "C": [ 1911 ], "D": [ 1777 ], "Z": [ 1442 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101001111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1912 ], "B": [ 1911 ], "C": [ 273 ], "D": [ 116 ], "Z": [ 1913 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1854 ], "B": [ 1912 ], "C": [ 1911 ], "D": [ 1855 ], "Z": [ 1914 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_C_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 273 ], "D": [ 757 ], "Z": [ 1854 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1860 ], "B": [ 1915 ], "C": [ 1859 ], "D": [ 1916 ], "Z": [ 1911 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000010001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1917 ], "B": [ 1918 ], "C": [ 1919 ], "D": [ 1868 ], "Z": [ 1915 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1920 ], "B": [ 1921 ], "C": [ 1866 ], "D": [ 1867 ], "Z": [ 1917 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1863 ], "D": [ 1871 ], "Z": [ 1920 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1863 ], "C": [ 1871 ], "D": [ 1883 ], "Z": [ 1918 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1867 ], "D": [ 1866 ], "Z": [ 1883 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1922 ], "B": [ 1867 ], "C": [ 1866 ], "D": [ 1921 ], "Z": [ 1919 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1865 ], "C": [ 1863 ], "D": [ 1871 ], "Z": [ 1922 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1865 ], "C": [ 1875 ], "D": [ 1920 ], "Z": [ 1921 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111101010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1923 ], "B": [ 1924 ], "C": [ 1860 ], "D": [ 1868 ], "Z": [ 1916 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1867 ], "C": [ 1925 ], "D": [ 1926 ], "Z": [ 1923 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001010110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1866 ], "B": [ 1865 ], "C": [ 1871 ], "D": [ 1863 ], "Z": [ 1925 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1866 ], "C": [ 1871 ], "D": [ 1863 ], "Z": [ 1926 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1910 ], "B": [ 1876 ], "C": [ 1927 ], "D": [ 1866 ], "Z": [ 1924 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1867 ], "C": [ 1896 ], "D": [ 1866 ], "Z": [ 1927 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1384 ], "C": [ 1928 ], "D": [ 1777 ], "Z": [ 1444 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1928 ], "B": [ 1929 ], "C": [ 273 ], "D": [ 1702 ], "Z": [ 1930 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1928 ], "D": [ 1855 ], "Z": [ 1931 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1702 ], "C": [ 273 ], "D": [ 757 ], "Z": [ 1855 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1860 ], "B": [ 1932 ], "C": [ 1859 ], "D": [ 1933 ], "Z": [ 1928 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1934 ], "B": [ 1935 ], "C": [ 1936 ], "D": [ 1868 ], "Z": [ 1932 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1937 ], "C": [ 1938 ], "D": [ 1866 ], "Z": [ 1934 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111111110001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1867 ], "C": [ 1865 ], "D": [ 1863 ], "Z": [ 1938 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001111101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1867 ], "B": [ 1871 ], "C": [ 1865 ], "D": [ 1939 ], "Z": [ 1935 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1881 ], "B": [ 1872 ], "C": [ 1868 ], "D": [ 1940 ], "Z": [ 1936 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010111111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1868 ], "C": [ 1865 ], "D": [ 1863 ], "Z": [ 1940 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1868 ], "B": [ 1941 ], "C": [ 1942 ], "D": [ 1860 ], "Z": [ 1933 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1943 ], "B": [ 1944 ], "C": [ 1866 ], "D": [ 1871 ], "Z": [ 1941 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1863 ], "C": [ 1865 ], "D": [ 1867 ], "Z": [ 1944 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1945 ], "B": [ 1946 ], "C": [ 1866 ], "D": [ 1868 ], "Z": [ 1942 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111110011001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1863 ], "C": [ 1871 ], "D": [ 1867 ], "Z": [ 1945 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100101000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1867 ], "C": [ 1863 ], "D": [ 1871 ], "Z": [ 1946 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1332 ], "C": [ 1947 ], "D": [ 1777 ], "Z": [ 1446 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1948 ], "B": [ 1816 ], "C": [ 1949 ], "D": [ 1947 ], "Z": [ 1950 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_D_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1950 ], "C": [ 1951 ], "D": [ 1566 ], "Z": [ 1952 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1953 ], "B": [ 1954 ], "C": [ 1734 ], "D": [ 1955 ], "Z": [ 1947 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1956 ], "C": [ 1736 ], "D": [ 1720 ], "Z": [ 1953 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_A_LUT4_Z_B_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1957 ], "C": [ 1956 ], "D": [ 1736 ], "Z": [ 1958 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1741 ], "C": [ 1738 ], "D": [ 1740 ], "Z": [ 1956 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1959 ], "B": [ 1960 ], "C": [ 1740 ], "D": [ 1961 ], "Z": [ 1954 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1742 ], "C": [ 1736 ], "D": [ 1722 ], "Z": [ 1959 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1722 ], "B": [ 1741 ], "C": [ 1742 ], "D": [ 1736 ], "Z": [ 1960 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1962 ], "C": [ 1740 ], "D": [ 1738 ], "Z": [ 1961 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111011101011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1722 ], "B": [ 1736 ], "C": [ 1741 ], "D": [ 1742 ], "Z": [ 1962 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1963 ], "B": [ 1964 ], "C": [ 1965 ], "D": [ 1720 ], "Z": [ 1955 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1966 ], "C": [ 1967 ], "D": [ 1968 ], "Z": [ 1963 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110100111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1738 ], "C": [ 1742 ], "D": [ 1740 ], "Z": [ 1968 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1740 ], "B": [ 1741 ], "C": [ 1742 ], "D": [ 1969 ], "Z": [ 1964 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1738 ], "C": [ 1736 ], "D": [ 1722 ], "Z": [ 1969 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1970 ], "B": [ 1741 ], "C": [ 1738 ], "D": [ 1971 ], "Z": [ 1965 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1285 ], "C": [ 1972 ], "D": [ 1777 ], "Z": [ 767 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1780 ], "C": [ 1973 ], "D": [ 1974 ], "Z": [ 1972 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1975 ], "B": [ 1976 ], "C": [ 1977 ], "D": [ 1787 ], "Z": [ 1973 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1795 ], "B": [ 1846 ], "C": [ 1784 ], "D": [ 1792 ], "Z": [ 1975 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1798 ], "D": [ 1793 ], "Z": [ 1795 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1742 ], "D": [ 1789 ], "Z": [ 1846 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101010000010101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1792 ], "B": [ 1803 ], "C": [ 1789 ], "D": [ 1742 ], "Z": [ 1976 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1792 ], "C": [ 1803 ], "D": [ 1978 ], "Z": [ 1977 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1801 ], "C": [ 1979 ], "D": [ 1794 ], "Z": [ 1978 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1980 ], "B": [ 1981 ], "C": [ 1982 ], "D": [ 1806 ], "Z": [ 1974 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1983 ], "B": [ 1984 ], "C": [ 1792 ], "D": [ 1787 ], "Z": [ 1980 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1798 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 1983 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011101011100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1793 ], "B": [ 1789 ], "C": [ 1742 ], "D": [ 1798 ], "Z": [ 1984 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1985 ], "B": [ 1787 ], "C": [ 1789 ], "D": [ 1986 ], "Z": [ 1982 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1798 ], "C": [ 1742 ], "D": [ 1793 ], "Z": [ 1986 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1778 ], "D": [ 1703 ], "Z": [ 1987 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1778 ], "D": [ 273 ], "Z": [ 1988 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1989 ], "B": [ 1990 ], "C": [ 1991 ], "D": [ 1992 ], "Z": [ 1778 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1993 ], "B": [ 1994 ], "C": [ 1995 ], "D": [ 1996 ], "Z": [ 1989 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1997 ], "B": [ 1998 ], "C": [ 1999 ], "D": [ 2000 ], "Z": [ 1993 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1991 ], "D": [ 2001 ], "Z": [ 2000 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110010101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2002 ], "B": [ 1991 ], "C": [ 2001 ], "D": [ 2003 ], "Z": [ 1995 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1991 ], "B": [ 1997 ], "C": [ 2004 ], "D": [ 1994 ], "Z": [ 2002 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2004 ], "B": [ 1991 ], "C": [ 1997 ], "D": [ 2005 ], "Z": [ 2006 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2007 ], "B": [ 2008 ], "C": [ 2009 ], "D": [ 2006 ], "Z": [ 2010 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_D_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111101110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1999 ], "C": [ 1991 ], "D": [ 1997 ], "Z": [ 2007 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_D_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2011 ], "C": [ 2012 ], "D": [ 1994 ], "Z": [ 2009 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_D_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110011111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1997 ], "B": [ 2001 ], "C": [ 1999 ], "D": [ 1998 ], "Z": [ 2011 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1999 ], "D": [ 1998 ], "Z": [ 2004 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2003 ], "C": [ 2013 ], "D": [ 2001 ], "Z": [ 2014 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2014 ], "B": [ 2015 ], "C": [ 2016 ], "D": [ 1994 ], "Z": [ 2017 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001100001001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1999 ], "C": [ 1991 ], "D": [ 1997 ], "Z": [ 2015 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1991 ], "C": [ 2018 ], "D": [ 2019 ], "Z": [ 2016 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111111101000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1997 ], "C": [ 2001 ], "D": [ 1999 ], "Z": [ 2018 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 2001 ], "C": [ 1997 ], "D": [ 1999 ], "Z": [ 2019 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2020 ], "B": [ 2017 ], "C": [ 1992 ], "D": [ 2021 ], "Z": [ 1929 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2012 ], "C": [ 2022 ], "D": [ 1999 ], "Z": [ 2003 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1991 ], "D": [ 1997 ], "Z": [ 2012 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2005 ], "C": [ 2023 ], "D": [ 2021 ], "Z": [ 1996 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2022 ], "C": [ 2024 ], "D": [ 1999 ], "Z": [ 2023 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2024 ], "B": [ 1999 ], "C": [ 2025 ], "D": [ 2001 ], "Z": [ 2026 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1997 ], "B": [ 1999 ], "C": [ 1991 ], "D": [ 1998 ], "Z": [ 2025 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_Z_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2026 ], "B": [ 2027 ], "C": [ 2021 ], "D": [ 1994 ], "Z": [ 2028 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_Z_LUT4_A_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1997 ], "C": [ 2029 ], "D": [ 2030 ], "Z": [ 2027 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_Z_LUT4_A_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1999 ], "B": [ 1991 ], "C": [ 1998 ], "D": [ 2001 ], "Z": [ 2029 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_Z_LUT4_A_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011010000000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1991 ], "B": [ 2001 ], "C": [ 1998 ], "D": [ 1999 ], "Z": [ 2030 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101110000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2031 ], "B": [ 2001 ], "C": [ 2024 ], "D": [ 2032 ], "Z": [ 2033 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_C_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2013 ], "C": [ 2031 ], "D": [ 2001 ], "Z": [ 2034 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_C_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1997 ], "C": [ 1998 ], "D": [ 1999 ], "Z": [ 2031 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111111110001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1997 ], "B": [ 1999 ], "C": [ 1998 ], "D": [ 1991 ], "Z": [ 2032 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1997 ], "C": [ 1998 ], "D": [ 1991 ], "Z": [ 2024 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1994 ], "B": [ 2035 ], "C": [ 2036 ], "D": [ 2021 ], "Z": [ 1990 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2037 ], "B": [ 2022 ], "C": [ 1999 ], "D": [ 2038 ], "Z": [ 2035 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010111001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2037 ], "B": [ 2039 ], "C": [ 1994 ], "D": [ 2040 ], "Z": [ 2041 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_B_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1994 ], "B": [ 1997 ], "C": [ 2039 ], "D": [ 1999 ], "Z": [ 2042 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111011100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1997 ], "B": [ 1999 ], "C": [ 1991 ], "D": [ 1998 ], "Z": [ 2039 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2001 ], "D": [ 1999 ], "Z": [ 2040 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2041 ], "B": [ 2043 ], "C": [ 2044 ], "D": [ 1992 ], "Z": [ 1885 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2045 ], "B": [ 2046 ], "C": [ 2021 ], "D": [ 1994 ], "Z": [ 2044 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2047 ], "C": [ 2048 ], "D": [ 2001 ], "Z": [ 2045 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000100011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1991 ], "C": [ 1999 ], "D": [ 1997 ], "Z": [ 2047 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010001010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1991 ], "B": [ 1999 ], "C": [ 1998 ], "D": [ 1997 ], "Z": [ 2048 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1998 ], "C": [ 1997 ], "D": [ 1991 ], "Z": [ 2037 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1997 ], "D": [ 1998 ], "Z": [ 2022 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111101000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2012 ], "B": [ 1998 ], "C": [ 1999 ], "D": [ 2001 ], "Z": [ 2038 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2001 ], "C": [ 2049 ], "D": [ 2050 ], "Z": [ 2036 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111101010001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1997 ], "C": [ 1999 ], "D": [ 1991 ], "Z": [ 2049 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2050 ], "C": [ 2021 ], "D": [ 2051 ], "Z": [ 2052 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110011100111101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2053 ], "B": [ 1998 ], "C": [ 2021 ], "D": [ 1999 ], "Z": [ 2051 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_B_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2008 ], "B": [ 1991 ], "C": [ 2021 ], "D": [ 1997 ], "Z": [ 2053 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2028 ], "C": [ 2052 ], "D": [ 1992 ], "Z": [ 1776 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2054 ], "B": [ 2013 ], "C": [ 2001 ], "D": [ 1994 ], "Z": [ 2050 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1991 ], "C": [ 1997 ], "D": [ 1999 ], "Z": [ 2054 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1344 ], "C": [ 2055 ], "D": [ 1777 ], "Z": [ 1430 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_20": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1361 ], "C": [ 1929 ], "D": [ 1777 ], "Z": [ 1434 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_21": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1329 ], "C": [ 2056 ], "D": [ 1777 ], "Z": [ 1419 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1310 ], "C": [ 2057 ], "D": [ 1777 ], "Z": [ 1424 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101001111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1776 ], "B": [ 2057 ], "C": [ 273 ], "D": [ 116 ], "Z": [ 2058 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1854 ], "B": [ 1776 ], "C": [ 2057 ], "D": [ 1855 ], "Z": [ 2059 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2060 ], "B": [ 2061 ], "C": [ 1859 ], "D": [ 2062 ], "Z": [ 2057 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2063 ], "B": [ 2064 ], "C": [ 1868 ], "D": [ 1860 ], "Z": [ 2060 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1909 ], "C": [ 1871 ], "D": [ 1867 ], "Z": [ 2063 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1863 ], "D": [ 1865 ], "Z": [ 1909 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2065 ], "B": [ 2066 ], "C": [ 1943 ], "D": [ 1866 ], "Z": [ 2064 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1871 ], "C": [ 1865 ], "D": [ 1867 ], "Z": [ 2065 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011010000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1871 ], "C": [ 1863 ], "D": [ 1867 ], "Z": [ 2066 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001010011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2067 ], "B": [ 1865 ], "C": [ 2068 ], "D": [ 1881 ], "Z": [ 2061 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000010001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2069 ], "B": [ 1909 ], "C": [ 1920 ], "D": [ 1868 ], "Z": [ 2067 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1871 ], "D": [ 1865 ], "Z": [ 2069 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1865 ], "C": [ 1883 ], "D": [ 1868 ], "Z": [ 2068 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1866 ], "D": [ 1867 ], "Z": [ 1881 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2070 ], "B": [ 1868 ], "C": [ 2071 ], "D": [ 1860 ], "Z": [ 2062 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1865 ], "C": [ 1867 ], "D": [ 1866 ], "Z": [ 2070 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1937 ], "B": [ 1867 ], "C": [ 2072 ], "D": [ 1866 ], "Z": [ 2071 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1920 ], "D": [ 1909 ], "Z": [ 1937 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1867 ], "B": [ 1876 ], "C": [ 2073 ], "D": [ 1868 ], "Z": [ 2072 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1315 ], "C": [ 2074 ], "D": [ 1777 ], "Z": [ 1425 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2074 ], "D": [ 1855 ], "Z": [ 2075 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000001000100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2076 ], "B": [ 2077 ], "C": [ 1863 ], "D": [ 1859 ], "Z": [ 2074 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2078 ], "B": [ 2079 ], "C": [ 1868 ], "D": [ 1860 ], "Z": [ 2076 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1866 ], "C": [ 2080 ], "D": [ 2081 ], "Z": [ 2078 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101111011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1867 ], "C": [ 1865 ], "D": [ 1863 ], "Z": [ 2080 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001111111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1863 ], "C": [ 1871 ], "D": [ 1867 ], "Z": [ 2081 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1943 ], "B": [ 2082 ], "C": [ 1866 ], "D": [ 2083 ], "Z": [ 2079 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1867 ], "C": [ 1863 ], "D": [ 1871 ], "Z": [ 1943 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1920 ], "C": [ 1865 ], "D": [ 1867 ], "Z": [ 2082 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1867 ], "B": [ 2069 ], "C": [ 1896 ], "D": [ 1866 ], "Z": [ 2083 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2084 ], "B": [ 2085 ], "C": [ 1860 ], "D": [ 1866 ], "Z": [ 2077 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2086 ], "B": [ 1863 ], "C": [ 1868 ], "D": [ 1875 ], "Z": [ 2084 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1871 ], "D": [ 1867 ], "Z": [ 1875 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100010000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2087 ], "B": [ 2088 ], "C": [ 2089 ], "D": [ 1868 ], "Z": [ 2085 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1863 ], "C": [ 1871 ], "D": [ 1867 ], "Z": [ 2087 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1863 ], "C": [ 1867 ], "D": [ 1865 ], "Z": [ 2088 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1865 ], "C": [ 1867 ], "D": [ 1863 ], "Z": [ 2089 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1318 ], "C": [ 2090 ], "D": [ 1777 ], "Z": [ 1426 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2091 ], "B": [ 2090 ], "C": [ 2092 ], "D": [ 2093 ], "Z": [ 2094 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1863 ], "C": [ 2095 ], "D": [ 1859 ], "Z": [ 2090 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1863 ], "B": [ 2095 ], "C": [ 1859 ], "D": [ 1855 ], "Z": [ 2096 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2097 ], "B": [ 2098 ], "C": [ 2099 ], "D": [ 1860 ], "Z": [ 2095 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1868 ], "B": [ 2086 ], "C": [ 2100 ], "D": [ 1866 ], "Z": [ 2097 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1863 ], "B": [ 1871 ], "C": [ 1865 ], "D": [ 1867 ], "Z": [ 2086 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2101 ], "B": [ 2073 ], "C": [ 1867 ], "D": [ 1868 ], "Z": [ 2100 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1865 ], "D": [ 1863 ], "Z": [ 2101 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1863 ], "C": [ 1871 ], "D": [ 1865 ], "Z": [ 2073 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1867 ], "C": [ 2102 ], "D": [ 1939 ], "Z": [ 2098 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010000001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1865 ], "B": [ 1871 ], "C": [ 1868 ], "D": [ 1863 ], "Z": [ 2102 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1867 ], "C": [ 1920 ], "D": [ 1866 ], "Z": [ 1939 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2103 ], "B": [ 2104 ], "C": [ 1868 ], "D": [ 2105 ], "Z": [ 2099 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1863 ], "C": [ 1865 ], "D": [ 1883 ], "Z": [ 2103 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1866 ], "B": [ 2082 ], "C": [ 2106 ], "D": [ 2107 ], "Z": [ 2104 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1910 ], "B": [ 2108 ], "C": [ 2106 ], "D": [ 1866 ], "Z": [ 1878 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_C_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1865 ], "C": [ 1863 ], "D": [ 1867 ], "Z": [ 2108 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1863 ], "C": [ 1865 ], "D": [ 1867 ], "Z": [ 2106 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1922 ], "B": [ 1866 ], "C": [ 1867 ], "D": [ 1877 ], "Z": [ 2107 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2109 ], "B": [ 2110 ], "C": [ 1866 ], "D": [ 1868 ], "Z": [ 2105 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011101111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1863 ], "C": [ 1865 ], "D": [ 1867 ], "Z": [ 2109 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011100100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1871 ], "B": [ 1863 ], "C": [ 1867 ], "D": [ 1865 ], "Z": [ 2110 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1720 ], "B1": [ 1734 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2111 ], "COUT": [ 2112 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1860 ], "S1": [ 1859 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1736 ], "B1": [ 1722 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2113 ], "COUT": [ 2111 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1866 ], "S1": [ 1868 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1740 ], "B1": [ 1738 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2114 ], "COUT": [ 2113 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1865 ], "S1": [ 1867 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1742 ], "B1": [ 1741 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 2114 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1863 ], "S1": [ 1871 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1620 ], "C": [ 2115 ], "D": [ 1777 ], "Z": [ 1472 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2116 ], "B": [ 1816 ], "C": [ 1949 ], "D": [ 2115 ], "Z": [ 2117 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2118 ], "B": [ 2119 ], "C": [ 2120 ], "D": [ 1734 ], "Z": [ 2115 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2121 ], "B": [ 1967 ], "C": [ 2122 ], "D": [ 1720 ], "Z": [ 2118 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1741 ], "C": [ 1740 ], "D": [ 1738 ], "Z": [ 2121 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1736 ], "D": [ 1722 ], "Z": [ 1967 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100001000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1970 ], "B": [ 1741 ], "C": [ 1738 ], "D": [ 1971 ], "Z": [ 2122 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1740 ], "D": [ 1742 ], "Z": [ 1970 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1736 ], "B": [ 2123 ], "C": [ 2124 ], "D": [ 1722 ], "Z": [ 2119 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1001100010000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1740 ], "B": [ 1738 ], "C": [ 1742 ], "D": [ 1741 ], "Z": [ 2123 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 2125 ], "C": [ 2126 ], "D": [ 1736 ], "Z": [ 2124 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1740 ], "D": [ 1738 ], "Z": [ 2125 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2127 ], "C": [ 2128 ], "D": [ 1738 ], "Z": [ 2126 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2129 ], "C": [ 2130 ], "D": [ 1720 ], "Z": [ 2120 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2131 ], "B": [ 1736 ], "C": [ 2132 ], "D": [ 1722 ], "Z": [ 2129 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1738 ], "C": [ 1742 ], "D": [ 1740 ], "Z": [ 2131 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1740 ], "C": [ 1742 ], "D": [ 2133 ], "Z": [ 2132 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1736 ], "D": [ 1738 ], "Z": [ 2133 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1740 ], "C": [ 1738 ], "D": [ 1971 ], "Z": [ 2130 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1618 ], "C": [ 2134 ], "D": [ 1777 ], "Z": [ 1560 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101110111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1949 ], "B": [ 2134 ], "C": [ 1972 ], "D": [ 1816 ], "Z": [ 2135 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2136 ], "B": [ 2137 ], "C": [ 1734 ], "D": [ 1720 ], "Z": [ 2134 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1966 ], "B": [ 2138 ], "C": [ 2139 ], "D": [ 1722 ], "Z": [ 2136 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1741 ], "C": [ 1740 ], "D": [ 1738 ], "Z": [ 1966 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2140 ], "B": [ 2141 ], "C": [ 1722 ], "D": [ 1736 ], "Z": [ 2138 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1741 ], "C": [ 1740 ], "D": [ 1738 ], "Z": [ 2140 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101110011100101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1740 ], "B": [ 1738 ], "C": [ 1742 ], "D": [ 1741 ], "Z": [ 2141 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1740 ], "B": [ 1741 ], "C": [ 1742 ], "D": [ 1738 ], "Z": [ 2139 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2142 ], "B": [ 2143 ], "C": [ 1740 ], "D": [ 2144 ], "Z": [ 2137 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101001111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1742 ], "C": [ 1722 ], "D": [ 1738 ], "Z": [ 2142 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111001111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1738 ], "C": [ 1742 ], "D": [ 1722 ], "Z": [ 2143 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1740 ], "C": [ 2145 ], "D": [ 1736 ], "Z": [ 2144 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000101111111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1738 ], "B": [ 1741 ], "C": [ 1722 ], "D": [ 1742 ], "Z": [ 2145 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1622 ], "C": [ 2146 ], "D": [ 1777 ], "Z": [ 1471 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1949 ], "B": [ 2146 ], "C": [ 1988 ], "D": [ 2147 ], "Z": [ 2148 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 116 ], "D": [ 1702 ], "Z": [ 2147 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1742 ], "C": [ 2149 ], "D": [ 1734 ], "Z": [ 2146 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2150 ], "B": [ 2151 ], "C": [ 1740 ], "D": [ 2152 ], "Z": [ 2149 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1738 ], "C": [ 2153 ], "D": [ 2154 ], "Z": [ 2150 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010111110110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1720 ], "B": [ 1741 ], "C": [ 1722 ], "D": [ 1736 ], "Z": [ 2153 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110100101010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1722 ], "C": [ 1736 ], "D": [ 1720 ], "Z": [ 2154 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1736 ], "C": [ 1738 ], "D": [ 2155 ], "Z": [ 2151 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011011100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1720 ], "C": [ 1722 ], "D": [ 1738 ], "Z": [ 2155 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2156 ], "B": [ 2157 ], "C": [ 1740 ], "D": [ 1742 ], "Z": [ 2152 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1738 ], "C": [ 2158 ], "D": [ 2159 ], "Z": [ 2156 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1720 ], "B": [ 1722 ], "C": [ 1736 ], "D": [ 1741 ], "Z": [ 2158 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001101011000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1736 ], "C": [ 1722 ], "D": [ 1720 ], "Z": [ 2159 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2160 ], "C": [ 2161 ], "D": [ 1736 ], "Z": [ 2157 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1722 ], "B": [ 1741 ], "C": [ 1738 ], "D": [ 1720 ], "Z": [ 2160 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000100011100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1738 ], "B": [ 1720 ], "C": [ 1722 ], "D": [ 1741 ], "Z": [ 2161 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1621 ], "C": [ 2162 ], "D": [ 1777 ], "Z": [ 1473 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2162 ], "D": [ 1949 ], "Z": [ 2092 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2163 ], "B": [ 2164 ], "C": [ 1742 ], "D": [ 1734 ], "Z": [ 2162 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2165 ], "B": [ 2166 ], "C": [ 2167 ], "D": [ 1720 ], "Z": [ 2163 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2128 ], "B": [ 2127 ], "C": [ 1722 ], "D": [ 1738 ], "Z": [ 2165 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1742 ], "D": [ 1740 ], "Z": [ 2128 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1740 ], "C": [ 1742 ], "D": [ 1741 ], "Z": [ 2127 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_B_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2125 ], "C": [ 1957 ], "D": [ 2166 ], "Z": [ 2168 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_B_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111110100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1738 ], "B": [ 1740 ], "C": [ 1741 ], "D": [ 2166 ], "Z": [ 2169 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_B_LUT4_D_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1740 ], "C": [ 1742 ], "D": [ 1738 ], "Z": [ 1957 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1741 ], "C": [ 1738 ], "D": [ 1736 ], "Z": [ 2166 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2170 ], "B": [ 2171 ], "C": [ 1722 ], "D": [ 1736 ], "Z": [ 2167 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111011011101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1740 ], "C": [ 1741 ], "D": [ 1738 ], "Z": [ 2170 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2172 ], "D": [ 1738 ], "Z": [ 2171 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1741 ], "C": [ 1742 ], "D": [ 1740 ], "Z": [ 2172 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2173 ], "B": [ 1736 ], "C": [ 2174 ], "D": [ 1720 ], "Z": [ 2164 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1740 ], "C": [ 2175 ], "D": [ 2176 ], "Z": [ 2173 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111011100000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1738 ], "B": [ 1722 ], "C": [ 1741 ], "D": [ 1742 ], "Z": [ 2175 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1722 ], "C": [ 1738 ], "D": [ 1742 ], "Z": [ 2176 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2177 ], "B": [ 2178 ], "C": [ 1722 ], "D": [ 1736 ], "Z": [ 2174 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010000000110010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1740 ], "B": [ 1742 ], "C": [ 1738 ], "D": [ 1741 ], "Z": [ 2177 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111010001010111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1738 ], "B": [ 1741 ], "C": [ 1740 ], "D": [ 1742 ], "Z": [ 2178 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1617 ], "C": [ 2179 ], "D": [ 1777 ], "Z": [ 1559 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101110111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1949 ], "B": [ 2179 ], "C": [ 1779 ], "D": [ 1816 ], "Z": [ 2180 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2181 ], "B": [ 2182 ], "C": [ 1734 ], "D": [ 1720 ], "Z": [ 2179 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2183 ], "B": [ 2184 ], "C": [ 1740 ], "D": [ 2185 ], "Z": [ 2181 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011110101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1736 ], "B": [ 1741 ], "C": [ 1742 ], "D": [ 1722 ], "Z": [ 2183 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111101001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1736 ], "C": [ 1742 ], "D": [ 1722 ], "Z": [ 2184 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2186 ], "B": [ 2187 ], "C": [ 1740 ], "D": [ 1738 ], "Z": [ 2185 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000101111111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1736 ], "B": [ 1741 ], "C": [ 1722 ], "D": [ 1742 ], "Z": [ 2186 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111000111101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1722 ], "C": [ 1736 ], "D": [ 1742 ], "Z": [ 2187 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2188 ], "B": [ 2189 ], "C": [ 1738 ], "D": [ 2190 ], "Z": [ 2182 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010000111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1736 ], "B": [ 1742 ], "C": [ 1740 ], "D": [ 1722 ], "Z": [ 2188 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001000110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1722 ], "B": [ 1742 ], "C": [ 1740 ], "D": [ 1736 ], "Z": [ 2189 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2191 ], "B": [ 2192 ], "C": [ 1738 ], "D": [ 1741 ], "Z": [ 2190 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010110011001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1740 ], "B": [ 1742 ], "C": [ 1736 ], "D": [ 1722 ], "Z": [ 2191 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000100010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1740 ], "C": [ 1736 ], "D": [ 1722 ], "Z": [ 2192 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2055 ], "D": [ 1703 ], "Z": [ 2193 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_C_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2055 ], "D": [ 273 ], "Z": [ 2194 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2195 ], "B": [ 2196 ], "C": [ 1991 ], "D": [ 1992 ], "Z": [ 2055 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2197 ], "B": [ 2198 ], "C": [ 2199 ], "D": [ 2021 ], "Z": [ 2195 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2200 ], "B": [ 2201 ], "C": [ 2202 ], "D": [ 1994 ], "Z": [ 2197 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1991 ], "C": [ 1998 ], "D": [ 1999 ], "Z": [ 2200 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2203 ], "D": [ 2204 ], "Z": [ 2201 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111100000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2205 ], "B": [ 2001 ], "C": [ 2203 ], "D": [ 1994 ], "Z": [ 2206 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2001 ], "B": [ 2207 ], "C": [ 2205 ], "D": [ 2208 ], "Z": [ 2046 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_A_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1997 ], "B": [ 2200 ], "C": [ 2209 ], "D": [ 2001 ], "Z": [ 2208 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_A_LUT4_C_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1999 ], "C": [ 1991 ], "D": [ 1997 ], "Z": [ 2209 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0110000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1991 ], "B": [ 1997 ], "C": [ 1998 ], "D": [ 1999 ], "Z": [ 2205 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2210 ], "B": [ 2021 ], "C": [ 2206 ], "D": [ 2211 ], "Z": [ 1852 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_C_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2212 ], "B": [ 2213 ], "C": [ 2001 ], "D": [ 1994 ], "Z": [ 2210 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_C_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011101011100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1999 ], "B": [ 1998 ], "C": [ 1991 ], "D": [ 1997 ], "Z": [ 2212 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_C_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1991 ], "B": [ 1997 ], "C": [ 1998 ], "D": [ 1999 ], "Z": [ 2213 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1997 ], "B": [ 1998 ], "C": [ 1991 ], "D": [ 1999 ], "Z": [ 2203 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2214 ], "C": [ 2203 ], "D": [ 2204 ], "Z": [ 2215 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_D_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2214 ], "B": [ 1994 ], "C": [ 2216 ], "D": [ 2021 ], "Z": [ 2217 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_D_B_LUT4_A_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110010100010111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1997 ], "C": [ 1999 ], "D": [ 1991 ], "Z": [ 2216 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_D_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1991 ], "B": [ 1997 ], "C": [ 1998 ], "D": [ 1999 ], "Z": [ 2214 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1999 ], "C": [ 1991 ], "D": [ 2001 ], "Z": [ 2204 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2218 ], "B": [ 2219 ], "C": [ 2220 ], "D": [ 2001 ], "Z": [ 2202 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2013 ], "B": [ 2200 ], "C": [ 2218 ], "D": [ 2001 ], "Z": [ 2221 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1998 ], "D": [ 1999 ], "Z": [ 2218 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2219 ], "B": [ 2005 ], "C": [ 2218 ], "D": [ 2021 ], "Z": [ 2222 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1997 ], "D": [ 1991 ], "Z": [ 2219 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1997 ], "B": [ 1991 ], "C": [ 1998 ], "D": [ 1999 ], "Z": [ 2220 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1999 ], "C": [ 2223 ], "D": [ 2224 ], "Z": [ 2198 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2223 ], "B": [ 2225 ], "C": [ 2001 ], "D": [ 2021 ], "Z": [ 2226 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111110010100011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1999 ], "B": [ 1997 ], "C": [ 1991 ], "D": [ 1998 ], "Z": [ 2225 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2227 ], "B": [ 2228 ], "C": [ 2226 ], "D": [ 2021 ], "Z": [ 2229 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2207 ], "B": [ 2230 ], "C": [ 2001 ], "D": [ 1994 ], "Z": [ 2228 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1991 ], "C": [ 1997 ], "D": [ 1999 ], "Z": [ 2207 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1991 ], "C": [ 1997 ], "D": [ 1999 ], "Z": [ 2230 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2042 ], "B": [ 2229 ], "C": [ 2021 ], "D": [ 2231 ], "Z": [ 2056 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_Z_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2217 ], "C": [ 2001 ], "D": [ 1992 ], "Z": [ 2231 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1997 ], "B": [ 2200 ], "C": [ 2223 ], "D": [ 2001 ], "Z": [ 2232 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2232 ], "C": [ 2215 ], "D": [ 1994 ], "Z": [ 2233 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1991 ], "C": [ 1997 ], "D": [ 2232 ], "Z": [ 2234 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_D_Z_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2234 ], "B": [ 2034 ], "C": [ 2033 ], "D": [ 1994 ], "Z": [ 2020 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1991 ], "B": [ 1997 ], "C": [ 1999 ], "D": [ 1998 ], "Z": [ 2223 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2224 ], "C": [ 2005 ], "D": [ 2200 ], "Z": [ 2235 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_B_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2233 ], "B": [ 2222 ], "C": [ 2235 ], "D": [ 1992 ], "Z": [ 2211 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1991 ], "C": [ 1997 ], "D": [ 2008 ], "Z": [ 2224 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1994 ], "D": [ 2001 ], "Z": [ 2008 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2236 ], "B": [ 2237 ], "C": [ 1999 ], "D": [ 2005 ], "Z": [ 2199 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2238 ], "D": [ 2236 ], "Z": [ 2239 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_D_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1991 ], "B": [ 1997 ], "C": [ 1998 ], "D": [ 2238 ], "Z": [ 2227 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_D_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1999 ], "C": [ 2001 ], "D": [ 1994 ], "Z": [ 2238 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_D_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2240 ], "B": [ 2008 ], "C": [ 2239 ], "D": [ 2222 ], "Z": [ 2043 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_D_Z_LUT4_C_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111111110100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1997 ], "C": [ 1991 ], "D": [ 1999 ], "Z": [ 2240 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1997 ], "C": [ 1991 ], "D": [ 1998 ], "Z": [ 2236 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2237 ], "B": [ 2012 ], "C": [ 1999 ], "D": [ 2241 ], "Z": [ 2242 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1999 ], "C": [ 2022 ], "D": [ 2001 ], "Z": [ 2241 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2242 ], "B": [ 2221 ], "C": [ 1994 ], "D": [ 2243 ], "Z": [ 2244 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2245 ], "C": [ 2246 ], "D": [ 2021 ], "Z": [ 2243 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2247 ], "B": [ 1997 ], "C": [ 1999 ], "D": [ 2008 ], "Z": [ 2245 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1998 ], "D": [ 1991 ], "Z": [ 2247 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2247 ], "C": [ 2248 ], "D": [ 2005 ], "Z": [ 2246 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1991 ], "C": [ 1999 ], "D": [ 1997 ], "Z": [ 2248 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2021 ], "B": [ 2010 ], "C": [ 2244 ], "D": [ 1992 ], "Z": [ 1912 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1997 ], "C": [ 1991 ], "D": [ 1998 ], "Z": [ 2237 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2001 ], "D": [ 1994 ], "Z": [ 2005 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2249 ], "C": [ 2250 ], "D": [ 2021 ], "Z": [ 2196 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1994 ], "B": [ 2251 ], "C": [ 2001 ], "D": [ 2013 ], "Z": [ 2249 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1998 ], "B": [ 1997 ], "C": [ 1991 ], "D": [ 1999 ], "Z": [ 2251 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1991 ], "C": [ 1997 ], "D": [ 1999 ], "Z": [ 2013 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2252 ], "B": [ 2253 ], "C": [ 1994 ], "D": [ 2001 ], "Z": [ 2250 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101111011101011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1991 ], "B": [ 1997 ], "C": [ 1998 ], "D": [ 1999 ], "Z": [ 2252 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2236 ], "D": [ 1999 ], "Z": [ 2253 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1720 ], "B1": [ 1734 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2254 ], "COUT": [ 2255 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2021 ], "S1": [ 1992 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1736 ], "B1": [ 1722 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2256 ], "COUT": [ 2254 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2001 ], "S1": [ 1994 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1740 ], "B1": [ 1738 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2257 ], "COUT": [ 2256 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1998 ], "S1": [ 1999 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "1" ], "B0": [ 1742 ], "B1": [ 1741 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 2257 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1991 ], "S1": [ 1997 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_3": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1348 ], "C": [ 1852 ], "D": [ 1777 ], "Z": [ 1431 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1619 ], "C": [ 2258 ], "D": [ 1777 ], "Z": [ 1562 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1949 ], "D": [ 2258 ], "Z": [ 2259 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2260 ], "B": [ 2261 ], "C": [ 1734 ], "D": [ 1720 ], "Z": [ 2258 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011101110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1741 ], "C": [ 2262 ], "D": [ 1740 ], "Z": [ 2260 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101101110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1738 ], "B": [ 2263 ], "C": [ 1742 ], "D": [ 1741 ], "Z": [ 2262 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1742 ], "C": [ 1736 ], "D": [ 1722 ], "Z": [ 2263 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1967 ], "B": [ 2264 ], "C": [ 2265 ], "D": [ 2266 ], "Z": [ 2261 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000110111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1740 ], "B": [ 1742 ], "C": [ 1738 ], "D": [ 1741 ], "Z": [ 2264 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1736 ], "B": [ 2267 ], "C": [ 2168 ], "D": [ 1722 ], "Z": [ 2265 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111011000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1740 ], "B": [ 1742 ], "C": [ 1741 ], "D": [ 1738 ], "Z": [ 2267 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2268 ], "B": [ 1741 ], "C": [ 1738 ], "D": [ 1971 ], "Z": [ 2266 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1740 ], "D": [ 1742 ], "Z": [ 2268 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1722 ], "D": [ 1736 ], "Z": [ 1971 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1623 ], "C": [ 2269 ], "D": [ 1777 ], "Z": [ 1561 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1827 ], "B": [ 1816 ], "C": [ 1949 ], "D": [ 2269 ], "Z": [ 2270 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2271 ], "B": [ 2272 ], "C": [ 1734 ], "D": [ 1720 ], "Z": [ 2269 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2273 ], "B": [ 2274 ], "C": [ 1738 ], "D": [ 2275 ], "Z": [ 2271 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111111000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1736 ], "B": [ 1722 ], "C": [ 1742 ], "D": [ 1741 ], "Z": [ 2273 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111111110000010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1736 ], "C": [ 1722 ], "D": [ 1742 ], "Z": [ 2274 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2276 ], "B": [ 2277 ], "C": [ 1738 ], "D": [ 1740 ], "Z": [ 2275 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1101011100110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1736 ], "B": [ 1722 ], "C": [ 1742 ], "D": [ 1741 ], "Z": [ 2276 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100100011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1736 ], "B": [ 1742 ], "C": [ 1741 ], "D": [ 1722 ], "Z": [ 2277 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2278 ], "C": [ 2279 ], "D": [ 1722 ], "Z": [ 2272 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2127 ], "C": [ 1958 ], "D": [ 2169 ], "Z": [ 2278 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1736 ], "C": [ 2280 ], "D": [ 2281 ], "Z": [ 2279 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011001101000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1740 ], "B": [ 1742 ], "C": [ 1738 ], "D": [ 1741 ], "Z": [ 2280 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000001110101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1741 ], "B": [ 1738 ], "C": [ 1740 ], "D": [ 1742 ], "Z": [ 2281 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_4": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1352 ], "C": [ 1885 ], "D": [ 1777 ], "Z": [ 1432 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_5": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1356 ], "C": [ 1912 ], "D": [ 1777 ], "Z": [ 1433 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1368 ], "C": [ 1948 ], "D": [ 1777 ], "Z": [ 1435 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1981 ], "B": [ 2282 ], "C": [ 1806 ], "D": [ 2283 ], "Z": [ 1948 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1799 ], "C": [ 1985 ], "D": [ 1780 ], "Z": [ 1981 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1798 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 1799 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1787 ], "D": [ 1792 ], "Z": [ 1985 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101110111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1787 ], "B": [ 2284 ], "C": [ 1792 ], "D": [ 2285 ], "Z": [ 2282 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_B_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2284 ], "B": [ 1801 ], "C": [ 1794 ], "D": [ 1792 ], "Z": [ 1809 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1742 ], "C": [ 1793 ], "D": [ 1789 ], "Z": [ 2284 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1798 ], "C": [ 2286 ], "D": [ 1792 ], "Z": [ 2285 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001111011001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1789 ], "C": [ 1742 ], "D": [ 1793 ], "Z": [ 2286 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2287 ], "B": [ 2288 ], "C": [ 2289 ], "D": [ 1780 ], "Z": [ 2283 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1792 ], "C": [ 1787 ], "D": [ 2290 ], "Z": [ 2287 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000001101011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1793 ], "B": [ 1798 ], "C": [ 1742 ], "D": [ 1789 ], "Z": [ 2290 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1840 ], "B": [ 1798 ], "C": [ 1793 ], "D": [ 1985 ], "Z": [ 2288 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_A_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1791 ], "B": [ 1842 ], "C": [ 1840 ], "D": [ 1780 ], "Z": [ 2291 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1742 ], "D": [ 1789 ], "Z": [ 1840 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1798 ], "C": [ 1789 ], "D": [ 1807 ], "Z": [ 2289 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1792 ], "C": [ 1793 ], "D": [ 1787 ], "Z": [ 1807 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1375 ], "C": [ 2116 ], "D": [ 1777 ], "Z": [ 1436 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110000001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2292 ], "B": [ 2293 ], "C": [ 1806 ], "D": [ 1780 ], "Z": [ 2116 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1789 ], "C": [ 1793 ], "D": [ 1985 ], "Z": [ 2292 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011101000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2294 ], "B": [ 1787 ], "C": [ 2295 ], "D": [ 1780 ], "Z": [ 2293 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2296 ], "B": [ 2297 ], "C": [ 2298 ], "D": [ 1787 ], "Z": [ 2294 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1813 ], "C": [ 1796 ], "D": [ 1841 ], "Z": [ 2296 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1798 ], "C": [ 1789 ], "D": [ 1790 ], "Z": [ 2297 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1793 ], "B": [ 1842 ], "C": [ 2299 ], "D": [ 1792 ], "Z": [ 2298 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011110110010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1792 ], "B": [ 2300 ], "C": [ 1780 ], "D": [ 2301 ], "Z": [ 2295 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2302 ], "C": [ 1821 ], "D": [ 1780 ], "Z": [ 2300 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1793 ], "C": [ 1742 ], "D": [ 1789 ], "Z": [ 2302 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000010001000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1793 ], "B": [ 2291 ], "C": [ 2303 ], "D": [ 1792 ], "Z": [ 2301 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001111111111110" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1789 ], "C": [ 1798 ], "D": [ 1793 ], "Z": [ 2303 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1273 ], "C": [ 2304 ], "D": [ 1777 ], "Z": [ 1437 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2074 ], "B": [ 2091 ], "C": [ 2304 ], "D": [ 1816 ], "Z": [ 2305 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_C_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 273 ], "D": [ 2147 ], "Z": [ 2091 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1742 ], "C": [ 2306 ], "D": [ 1806 ], "Z": [ 2304 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 2306 ], "C": [ 1806 ], "D": [ 1703 ], "Z": [ 2307 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2308 ], "C": [ 2309 ], "D": [ 1787 ], "Z": [ 2306 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100010011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2310 ], "B": [ 2311 ], "C": [ 2312 ], "D": [ 1780 ], "Z": [ 2308 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1793 ], "C": [ 1842 ], "D": [ 1792 ], "Z": [ 2310 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000010111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1791 ], "B": [ 1790 ], "C": [ 1789 ], "D": [ 2296 ], "Z": [ 2311 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1791 ], "B": [ 1793 ], "C": [ 2313 ], "D": [ 1792 ], "Z": [ 2312 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110101000101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1742 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 2313 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2314 ], "C": [ 2315 ], "D": [ 1780 ], "Z": [ 2309 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011101100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 2316 ], "C": [ 2317 ], "D": [ 1792 ], "Z": [ 2314 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011110011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1798 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 2316 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1742 ], "C": [ 2318 ], "D": [ 2319 ], "Z": [ 2315 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100001111011100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1789 ], "B": [ 1793 ], "C": [ 1798 ], "D": [ 1792 ], "Z": [ 2318 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101011111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1792 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 2319 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1734 ], "B1": [ "0" ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2320 ], "COUT": [ 2321 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1806 ], "S1": [ 2322 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1722 ], "B1": [ 1720 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2323 ], "COUT": [ 2320 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1787 ], "S1": [ 1780 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1738 ], "B1": [ 1736 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2324 ], "COUT": [ 2323 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1793 ], "S1": [ 1792 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1741 ], "B1": [ 1740 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 2324 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 1798 ], "S1": [ 1789 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1280 ], "C": [ 2325 ], "D": [ 1777 ], "Z": [ 1427 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2325 ], "D": [ 1816 ], "Z": [ 2093 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_C_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 116 ], "B": [ 1702 ], "C": [ 757 ], "D": [ 273 ], "Z": [ 1816 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100000001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2326 ], "B": [ 1780 ], "C": [ 1806 ], "D": [ 2327 ], "Z": [ 2325 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2328 ], "B": [ 2329 ], "C": [ 1787 ], "D": [ 2330 ], "Z": [ 2326 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1794 ], "B": [ 1801 ], "C": [ 2331 ], "D": [ 1792 ], "Z": [ 2328 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 1794 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1798 ], "D": [ 1742 ], "Z": [ 1801 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1742 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 2331 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1803 ], "B": [ 2332 ], "C": [ 1979 ], "D": [ 1792 ], "Z": [ 2329 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1798 ], "D": [ 1793 ], "Z": [ 1803 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1789 ], "D": [ 1742 ], "Z": [ 2332 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1742 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 1979 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000110100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1792 ], "B": [ 2333 ], "C": [ 2334 ], "D": [ 2335 ], "Z": [ 2330 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000001010100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1789 ], "C": [ 1793 ], "D": [ 1798 ], "Z": [ 2333 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1742 ], "C": [ 1789 ], "D": [ 1841 ], "Z": [ 2334 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1792 ], "D": [ 1793 ], "Z": [ 1841 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1808 ], "C": [ 1790 ], "D": [ 1787 ], "Z": [ 2335 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000010001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2336 ], "B": [ 2337 ], "C": [ 1742 ], "D": [ 1806 ], "Z": [ 2327 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1787 ], "C": [ 2299 ], "D": [ 1834 ], "Z": [ 2336 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1789 ], "B": [ 1798 ], "C": [ 1742 ], "D": [ 1793 ], "Z": [ 2299 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1793 ], "C": [ 1791 ], "D": [ 1792 ], "Z": [ 1834 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111010000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2317 ], "B": [ 2338 ], "C": [ 1787 ], "D": [ 2339 ], "Z": [ 2337 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100010000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1742 ], "B": [ 1793 ], "C": [ 1798 ], "D": [ 1789 ], "Z": [ 2317 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1798 ], "B": [ 1742 ], "C": [ 1789 ], "D": [ 1793 ], "Z": [ 2338 ] } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1808 ], "B": [ 1793 ], "C": [ 1787 ], "D": [ 1792 ], "Z": [ 2339 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1419 ], "LSR": [ "0" ], "Q": [ 1329 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1428 ], "LSR": [ "0" ], "Q": [ 1323 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1437 ], "LSR": [ "0" ], "Q": [ 1273 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1427 ], "LSR": [ "0" ], "Q": [ 1280 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 767 ], "LSR": [ "0" ], "Q": [ 1285 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1420 ], "LSR": [ "0" ], "Q": [ 1290 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1421 ], "LSR": [ "0" ], "Q": [ 1295 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1422 ], "LSR": [ "0" ], "Q": [ 1300 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1423 ], "LSR": [ "0" ], "Q": [ 1305 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1424 ], "LSR": [ "0" ], "Q": [ 1310 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1425 ], "LSR": [ "0" ], "Q": [ 1315 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1426 ], "LSR": [ "0" ], "Q": [ 1318 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1429 ], "LSR": [ "0" ], "Q": [ 1340 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1438 ], "LSR": [ "0" ], "Q": [ 1363 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1440 ], "LSR": [ "0" ], "Q": [ 1370 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1442 ], "LSR": [ "0" ], "Q": [ 1377 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1444 ], "LSR": [ "0" ], "Q": [ 1384 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1446 ], "LSR": [ "0" ], "Q": [ 1332 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1472 ], "LSR": [ "0" ], "Q": [ 1620 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1471 ], "LSR": [ "0" ], "Q": [ 1622 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1473 ], "LSR": [ "0" ], "Q": [ 1621 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1560 ], "LSR": [ "0" ], "Q": [ 1618 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1559 ], "LSR": [ "0" ], "Q": [ 1617 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1430 ], "LSR": [ "0" ], "Q": [ 1344 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1562 ], "LSR": [ "0" ], "Q": [ 1619 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1561 ], "LSR": [ "0" ], "Q": [ 1623 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1431 ], "LSR": [ "0" ], "Q": [ 1348 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1432 ], "LSR": [ "0" ], "Q": [ 1352 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1433 ], "LSR": [ "0" ], "Q": [ 1356 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1434 ], "LSR": [ "0" ], "Q": [ 1361 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1435 ], "LSR": [ "0" ], "Q": [ 1368 ] } }, "soc.cpu.mem_rdata_q_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:413.2-527.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 1436 ], "LSR": [ "0" ], "Q": [ 1375 ] } }, "soc.cpu.mem_state_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2340 ], "CLK": [ 23 ], "DI": [ 2341 ], "LSR": [ "0" ], "Q": [ 2342 ] } }, "soc.cpu.mem_state_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2340 ], "CLK": [ 23 ], "DI": [ 2343 ], "LSR": [ "0" ], "Q": [ 2344 ] } }, "soc.cpu.mem_state_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2345 ], "B": [ 2346 ], "C": [ 2347 ], "D": [ 2348 ], "Z": [ 2343 ] } }, "soc.cpu.mem_state_TRELLIS_FF_Q_1_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2342 ], "C": [ 2344 ], "D": [ 1777 ], "Z": [ 2345 ] } }, "soc.cpu.mem_state_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2342 ], "B": [ 1751 ], "C": [ 762 ], "D": [ 2344 ], "Z": [ 2346 ] } }, "soc.cpu.mem_state_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 762 ], "B": [ 2349 ], "C": [ 1761 ], "D": [ 2350 ], "Z": [ 2347 ] } }, "soc.cpu.mem_state_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2351 ], "C": [ 2352 ], "D": [ 2348 ], "Z": [ 2341 ] } }, "soc.cpu.mem_state_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111110101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1761 ], "B": [ 762 ], "C": [ 2342 ], "D": [ 2344 ], "Z": [ 2351 ] } }, "soc.cpu.mem_state_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100010011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2344 ], "B": [ 2342 ], "C": [ 2346 ], "D": [ 1777 ], "Z": [ 2352 ] } }, "soc.cpu.mem_valid_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2353 ], "B": [ 2354 ], "C": [ 2349 ], "D": [ 2348 ], "Z": [ 2355 ] } }, "soc.cpu.mem_valid_LUT4_A_B_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2354 ], "D": [ 2348 ], "Z": [ 1718 ] } }, "soc.cpu.mem_valid_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1746 ], "D": [ 2353 ], "Z": [ 2356 ] } }, "soc.cpu.mem_valid_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2357 ], "C": [ 1744 ], "D": [ 2353 ], "Z": [ 2358 ] } }, "soc.cpu.mem_valid_LUT4_D_1_B_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:65|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1748 ], "B1": [ 1746 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 2359 ], "COUT": [ 2357 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2360 ], "S1": [ 2361 ] } }, "soc.cpu.mem_valid_LUT4_D_1_B_CCU2C_COUT_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:65|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1726 ], "B1": [ 1724 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 2362 ], "COUT": [ 2359 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2363 ], "S1": [ 2364 ] } }, "soc.cpu.mem_valid_LUT4_D_1_B_CCU2C_COUT_S0_CCU2C_S0_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:65|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1730 ], "B1": [ 1728 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 2362 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2365 ], "S1": [ 2366 ] } }, "soc.cpu.mem_valid_LUT4_D_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2367 ], "B": [ 2356 ], "C": [ 2368 ], "D": [ 2358 ], "Z": [ 1777 ] } }, "soc.cpu.mem_valid_LUT4_D_Z_LUT4_B_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000001" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1728 ], "B": [ 1726 ], "C": [ 1724 ], "D": [ 1748 ], "Z": [ 2367 ] } }, "soc.cpu.mem_valid_LUT4_D_Z_LUT4_B_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1732 ], "D": [ 1730 ], "Z": [ 2368 ] } }, "soc.cpu.mem_valid_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2369 ], "CLK": [ 23 ], "DI": [ 2370 ], "LSR": [ "0" ], "Q": [ 2353 ] } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2371 ], "D": [ 2355 ], "Z": [ 2370 ] } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001110101111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 759 ], "B": [ 2349 ], "C": [ 2371 ], "D": [ 762 ], "Z": [ 739 ] } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1751 ], "D": [ 1761 ], "Z": [ 759 ] } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000011111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 384 ], "B": [ 739 ], "C": [ 725 ], "D": [ 1761 ], "Z": [ 1626 ] } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 739 ], "D": [ 384 ], "Z": [ 726 ] } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C_Z_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 384 ], "D": [ 739 ], "Z": [ 1750 ] } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1777 ], "D": [ 2372 ], "Z": [ 2371 ] } }, "soc.cpu.mem_wdata_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2373 ], "CLK": [ 23 ], "DI": [ 149 ], "LSR": [ "0" ], "Q": [ 2374 ] } }, "soc.cpu.mem_wdata_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2373 ], "CLK": [ 23 ], "DI": [ 123 ], "LSR": [ "0" ], "Q": [ 2375 ] } }, "soc.cpu.mem_wdata_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2373 ], "CLK": [ 23 ], "DI": [ 121 ], "LSR": [ "0" ], "Q": [ 2376 ] } }, "soc.cpu.mem_wdata_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2373 ], "CLK": [ 23 ], "DI": [ 147 ], "LSR": [ "0" ], "Q": [ 2377 ] } }, "soc.cpu.mem_wdata_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2373 ], "CLK": [ 23 ], "DI": [ 248 ], "LSR": [ "0" ], "Q": [ 2378 ] } }, "soc.cpu.mem_wdata_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2373 ], "CLK": [ 23 ], "DI": [ 255 ], "LSR": [ "0" ], "Q": [ 2379 ] } }, "soc.cpu.mem_wdata_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2373 ], "CLK": [ 23 ], "DI": [ 274 ], "LSR": [ "0" ], "Q": [ 2380 ] } }, "soc.cpu.mem_wdata_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2373 ], "CLK": [ 23 ], "DI": [ 117 ], "LSR": [ "0" ], "Q": [ 2381 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2382 ], "LSR": [ "0" ], "Q": [ 757 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2383 ], "LSR": [ "0" ], "Q": [ 1702 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2384 ], "C": [ 1702 ], "D": [ 1574 ], "Z": [ 2383 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2385 ], "LSR": [ "0" ], "Q": [ 756 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 756 ], "B": [ 2386 ], "C": [ 1669 ], "D": [ 1591 ], "Z": [ 2385 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000010111011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1568 ], "B": [ 2387 ], "C": [ 1626 ], "D": [ 1627 ], "Z": [ 2386 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_B_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1568 ], "D": [ 2387 ], "Z": [ 1572 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 384 ], "D": [ 708 ], "Z": [ 2387 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2384 ], "C": [ 757 ], "D": [ 1582 ], "Z": [ 2382 ] } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000101100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 674 ], "B": [ 1452 ], "C": [ 384 ], "D": [ 2386 ], "Z": [ 2384 ] } }, "soc.cpu.mem_wstrb_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010100001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1949 ], "B": [ 2388 ], "C": [ 2350 ], "D": [ 2389 ], "Z": [ 2390 ] } }, "soc.cpu.mem_wstrb_LUT4_B_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 273 ], "C": [ 116 ], "D": [ 1855 ], "Z": [ 1949 ] } }, "soc.cpu.mem_wstrb_LUT4_B_C_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1761 ], "C": [ 2372 ], "D": [ 2350 ], "Z": [ 2354 ] } }, "soc.cpu.mem_wstrb_LUT4_B_C_LUT4_D_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2344 ], "D": [ 2342 ], "Z": [ 2372 ] } }, "soc.cpu.mem_wstrb_LUT4_B_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 762 ], "B": [ 1751 ], "C": [ 725 ], "D": [ 2372 ], "Z": [ 2350 ] } }, "soc.cpu.mem_wstrb_LUT4_B_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 384 ], "C": [ 2372 ], "D": [ 1761 ], "Z": [ 2389 ] } }, "soc.cpu.mem_wstrb_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2358 ], "D": [ 2388 ], "Z": [ 2391 ] } }, "soc.cpu.mem_wstrb_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2348 ], "CLK": [ 23 ], "DI": [ 2390 ], "LSR": [ "0" ], "Q": [ 2388 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2392 ], "LSR": [ 384 ], "Q": [ 1258 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2393 ], "LSR": [ 384 ], "Q": [ 1148 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2394 ], "LSR": [ 384 ], "Q": [ 1093 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_10_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1095 ], "D": [ 2395 ], "Z": [ 2394 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_10_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2396 ], "B": [ 2397 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2395 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2398 ], "LSR": [ 384 ], "Q": [ 1100 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1101 ], "D": [ 2399 ], "Z": [ 2398 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2400 ], "B": [ 2401 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2399 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1101 ], "B1": [ 1095 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2402 ], "COUT": [ 2403 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2400 ], "S1": [ 2396 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2404 ], "LSR": [ 384 ], "Q": [ 1105 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_12_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1106 ], "D": [ 2405 ], "Z": [ 2404 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2406 ], "B": [ 2407 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2405 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2408 ], "LSR": [ 384 ], "Q": [ 1112 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1113 ], "D": [ 2409 ], "Z": [ 2408 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2410 ], "B": [ 2411 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2409 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1113 ], "B1": [ 1106 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2412 ], "COUT": [ 2402 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2410 ], "S1": [ 2406 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2413 ], "LSR": [ 384 ], "Q": [ 1117 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_14_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1118 ], "D": [ 2414 ], "Z": [ 2413 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2415 ], "B": [ 2416 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2414 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2417 ], "LSR": [ 384 ], "Q": [ 1123 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1124 ], "D": [ 2418 ], "Z": [ 2417 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2419 ], "B": [ 2420 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2418 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1124 ], "B1": [ 1118 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2421 ], "COUT": [ 2412 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2419 ], "S1": [ 2415 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2422 ], "LSR": [ 384 ], "Q": [ 1128 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_16_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1129 ], "D": [ 2423 ], "Z": [ 2422 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2424 ], "B": [ 2425 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2423 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2426 ], "LSR": [ 384 ], "Q": [ 1134 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1135 ], "D": [ 2427 ], "Z": [ 2426 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2428 ], "B": [ 2429 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2427 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1135 ], "B1": [ 1129 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2430 ], "COUT": [ 2421 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2428 ], "S1": [ 2424 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2431 ], "LSR": [ 384 ], "Q": [ 1139 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_18_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1140 ], "D": [ 2432 ], "Z": [ 2431 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2433 ], "B": [ 2434 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2432 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2435 ], "LSR": [ 384 ], "Q": [ 1145 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1146 ], "D": [ 2436 ], "Z": [ 2435 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2437 ], "B": [ 2438 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2436 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1146 ], "B1": [ 1140 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2439 ], "COUT": [ 2430 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2437 ], "S1": [ 2433 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1149 ], "D": [ 2440 ], "Z": [ 2393 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2441 ], "B": [ 2442 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2440 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2443 ], "LSR": [ 384 ], "Q": [ 1208 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2444 ], "LSR": [ 384 ], "Q": [ 1155 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_20_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1156 ], "D": [ 2445 ], "Z": [ 2444 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_20_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2446 ], "B": [ 2447 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2445 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2448 ], "LSR": [ 384 ], "Q": [ 1161 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1162 ], "D": [ 2449 ], "Z": [ 2448 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2450 ], "B": [ 2451 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2449 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1162 ], "B1": [ 1156 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2452 ], "COUT": [ 2439 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2450 ], "S1": [ 2446 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2453 ], "LSR": [ 384 ], "Q": [ 1166 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_22_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1167 ], "D": [ 2454 ], "Z": [ 2453 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_22_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2455 ], "B": [ 2456 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2454 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2457 ], "LSR": [ 384 ], "Q": [ 1172 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1173 ], "D": [ 2458 ], "Z": [ 2457 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2459 ], "B": [ 2460 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2458 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1173 ], "B1": [ 1167 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2461 ], "COUT": [ 2452 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2459 ], "S1": [ 2455 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2462 ], "LSR": [ 384 ], "Q": [ 1177 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_24_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1178 ], "D": [ 2463 ], "Z": [ 2462 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2464 ], "B": [ 2465 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2463 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2466 ], "LSR": [ 384 ], "Q": [ 1183 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1184 ], "D": [ 2467 ], "Z": [ 2466 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2468 ], "B": [ 2469 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2467 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1184 ], "B1": [ 1178 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2470 ], "COUT": [ 2461 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2468 ], "S1": [ 2464 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2471 ], "LSR": [ 384 ], "Q": [ 1188 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_26_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1189 ], "D": [ 2472 ], "Z": [ 2471 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2473 ], "B": [ 2474 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2472 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2475 ], "LSR": [ 384 ], "Q": [ 1194 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1195 ], "D": [ 2476 ], "Z": [ 2475 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2477 ], "B": [ 2478 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2476 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1195 ], "B1": [ 1189 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2479 ], "COUT": [ 2470 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2477 ], "S1": [ 2473 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2480 ], "LSR": [ 384 ], "Q": [ 1199 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_28_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1200 ], "D": [ 2481 ], "Z": [ 2480 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2482 ], "B": [ 2483 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2481 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2484 ], "LSR": [ 384 ], "Q": [ 1205 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1206 ], "D": [ 2485 ], "Z": [ 2484 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2486 ], "B": [ 2487 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2485 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1206 ], "B1": [ 1200 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 2479 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2486 ], "S1": [ 2482 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1209 ], "D": [ 2488 ], "Z": [ 2443 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2489 ], "B": [ 2490 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2488 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2491 ], "LSR": [ 384 ], "Q": [ 1222 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2492 ], "LSR": [ 384 ], "Q": [ 1217 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_30_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2493 ], "C": [ 1218 ], "D": [ 1693 ], "Z": [ 2492 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2494 ], "LSR": [ 384 ], "Q": [ 2495 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2496 ], "C": [ 2497 ], "D": [ 1693 ], "Z": [ 2494 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 2497 ], "A1": [ 1218 ], "B0": [ 1390 ], "B1": [ 1386 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 2498 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2496 ], "S1": [ 2493 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1173 ], "A1": [ 1167 ], "B0": [ 1343 ], "B1": [ 1339 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2499 ], "COUT": [ 2500 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2460 ], "S1": [ 2456 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1184 ], "A1": [ 1178 ], "B0": [ 1351 ], "B1": [ 1347 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2501 ], "COUT": [ 2499 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2469 ], "S1": [ 2465 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_10": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1124 ], "A1": [ 1118 ], "B0": [ 1298 ], "B1": [ 1293 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2502 ], "COUT": [ 2503 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2420 ], "S1": [ 2416 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_11": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1135 ], "A1": [ 1129 ], "B0": [ 1308 ], "B1": [ 1303 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2504 ], "COUT": [ 2502 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2429 ], "S1": [ 2425 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_12": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1146 ], "A1": [ 1140 ], "B0": [ 1320 ], "B1": [ 1313 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2505 ], "COUT": [ 2504 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2438 ], "S1": [ 2434 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_13": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1162 ], "A1": [ 1156 ], "B0": [ 1335 ], "B1": [ 1331 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2500 ], "COUT": [ 2505 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2451 ], "S1": [ 2447 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1195 ], "A1": [ 1189 ], "B0": [ 1359 ], "B1": [ 1355 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2506 ], "COUT": [ 2501 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2478 ], "S1": [ 2474 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_3": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1206 ], "A1": [ 1200 ], "B0": [ 1373 ], "B1": [ 1366 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2498 ], "COUT": [ 2506 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2487 ], "S1": [ 2483 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_4": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1223 ], "A1": [ 1209 ], "B0": [ 1391 ], "B1": [ 1378 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2507 ], "COUT": [ 2508 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2509 ], "S1": [ 2490 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_5": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1234 ], "A1": [ 1228 ], "B0": [ 1399 ], "B1": [ 1395 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2510 ], "COUT": [ 2507 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2511 ], "S1": [ 2512 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_6": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1245 ], "A1": [ 1239 ], "B0": [ 1407 ], "B1": [ 1403 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2513 ], "COUT": [ 2510 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2514 ], "S1": [ 2515 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_7": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1256 ], "A1": [ 1250 ], "B0": [ 1415 ], "B1": [ 1411 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2516 ], "COUT": [ 2513 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2517 ], "S1": [ 2518 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_8": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1101 ], "A1": [ 1095 ], "B0": [ 1278 ], "B1": [ 1270 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2519 ], "COUT": [ 2516 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2401 ], "S1": [ 2397 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_9": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1113 ], "A1": [ 1106 ], "B0": [ 1288 ], "B1": [ 1283 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2503 ], "COUT": [ 2519 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2411 ], "S1": [ 2407 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1223 ], "D": [ 2520 ], "Z": [ 2491 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2521 ], "B": [ 2509 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2520 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1223 ], "B1": [ 1209 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2522 ], "COUT": [ 2523 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2521 ], "S1": [ 2489 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2524 ], "LSR": [ 384 ], "Q": [ 1227 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_4_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1228 ], "D": [ 2525 ], "Z": [ 2524 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2526 ], "B": [ 2512 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2525 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2527 ], "LSR": [ 384 ], "Q": [ 1233 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1234 ], "D": [ 2528 ], "Z": [ 2527 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2529 ], "B": [ 2511 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2528 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1234 ], "B1": [ 1228 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2530 ], "COUT": [ 2522 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2529 ], "S1": [ 2526 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2531 ], "LSR": [ 384 ], "Q": [ 1238 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_6_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1239 ], "D": [ 2532 ], "Z": [ 2531 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2533 ], "B": [ 2515 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2532 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2534 ], "LSR": [ 384 ], "Q": [ 1244 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1245 ], "D": [ 2535 ], "Z": [ 2534 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2536 ], "B": [ 2514 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2535 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1245 ], "B1": [ 1239 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2537 ], "COUT": [ 2530 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2536 ], "S1": [ 2533 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2538 ], "LSR": [ 384 ], "Q": [ 1249 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_8_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1250 ], "D": [ 2539 ], "Z": [ 2538 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2540 ], "B": [ 2518 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2539 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2541 ], "LSR": [ 384 ], "Q": [ 1255 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1256 ], "D": [ 2542 ], "Z": [ 2541 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2543 ], "B": [ 2517 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2542 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1256 ], "B1": [ 1250 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2403 ], "COUT": [ 2537 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2543 ], "S1": [ 2540 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 673 ], "C": [ 1259 ], "D": [ 2544 ], "Z": [ 2392 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2545 ], "B": [ 2546 ], "C": [ 748 ], "D": [ 673 ], "Z": [ 2544 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1149 ], "B1": [ 1259 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2523 ], "COUT": [ 2547 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2441 ], "S1": [ 2545 ] } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1149 ], "A1": [ 1259 ], "B0": [ 1321 ], "B1": [ 1417 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2508 ], "COUT": [ 2548 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2442 ], "S1": [ 2546 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2549 ], "LSR": [ "0" ], "Q": [ 346 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2550 ], "LSR": [ "0" ], "Q": [ 172 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2551 ], "LSR": [ "0" ], "Q": [ 59 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2552 ], "C": [ 2553 ], "D": [ 2554 ], "Z": [ 2551 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 316 ], "B": [ 152 ], "C": [ 1537 ], "D": [ 2555 ], "Z": [ 2552 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 98 ], "B": [ 68 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2555 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 59 ], "B": [ 2556 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2553 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 59 ], "C": [ 2557 ], "D": [ 1004 ], "Z": [ 2554 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 59 ], "B": [ 2556 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2557 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2558 ], "LSR": [ "0" ], "Q": [ 68 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2559 ], "C": [ 2560 ], "D": [ 2561 ], "Z": [ 2558 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 324 ], "B": [ 59 ], "C": [ 1537 ], "D": [ 2562 ], "Z": [ 2559 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 106 ], "B": [ 80 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2562 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 68 ], "B": [ 2563 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2560 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 68 ], "A1": [ 59 ], "B0": [ 1277 ], "B1": [ 1269 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2564 ], "COUT": [ 2565 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2563 ], "S1": [ 2556 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 68 ], "C": [ 2566 ], "D": [ 1007 ], "Z": [ 2561 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 68 ], "B": [ 2563 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2566 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2567 ], "LSR": [ "0" ], "Q": [ 80 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2568 ], "B": [ 2569 ], "C": [ 974 ], "D": [ 2570 ], "Z": [ 2567 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 80 ], "B": [ 2571 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2568 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 80 ], "B": [ 2571 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2569 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 80 ], "B": [ 2572 ], "C": [ 928 ], "D": [ 729 ], "Z": [ 2570 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 68 ], "B": [ 336 ], "C": [ 1537 ], "D": [ 2573 ], "Z": [ 2572 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 124 ], "B": [ 89 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2573 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2574 ], "LSR": [ "0" ], "Q": [ 89 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2575 ], "C": [ 2576 ], "D": [ 2577 ], "Z": [ 2574 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 152 ], "B": [ 80 ], "C": [ 1537 ], "D": [ 2578 ], "Z": [ 2575 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 134 ], "B": [ 98 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2578 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 89 ], "B": [ 2579 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2576 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 89 ], "A1": [ 80 ], "B0": [ 1287 ], "B1": [ 1282 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2580 ], "COUT": [ 2564 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2579 ], "S1": [ 2571 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 89 ], "C": [ 2581 ], "D": [ 965 ], "Z": [ 2577 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 89 ], "B": [ 2579 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2581 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2582 ], "LSR": [ "0" ], "Q": [ 98 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2583 ], "B": [ 2584 ], "C": [ 968 ], "D": [ 2585 ], "Z": [ 2582 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 98 ], "B": [ 2586 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2583 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 98 ], "B": [ 2586 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2584 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 98 ], "B": [ 2587 ], "C": [ 928 ], "D": [ 729 ], "Z": [ 2585 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 89 ], "B": [ 59 ], "C": [ 1537 ], "D": [ 2588 ], "Z": [ 2587 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 154 ], "B": [ 106 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2588 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2589 ], "LSR": [ "0" ], "Q": [ 106 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2590 ], "C": [ 2591 ], "D": [ 2592 ], "Z": [ 2589 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 68 ], "B": [ 98 ], "C": [ 1537 ], "D": [ 2593 ], "Z": [ 2590 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 124 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2593 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 106 ], "B": [ 2594 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2591 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 106 ], "A1": [ 98 ], "B0": [ 1297 ], "B1": [ 1292 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2595 ], "COUT": [ 2580 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2594 ], "S1": [ 2586 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 106 ], "C": [ 2596 ], "D": [ 971 ], "Z": [ 2592 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 106 ], "B": [ 2594 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2596 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2597 ], "LSR": [ "0" ], "Q": [ 124 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2598 ], "C": [ 2599 ], "D": [ 2600 ], "Z": [ 2597 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 80 ], "B": [ 106 ], "C": [ 1537 ], "D": [ 2601 ], "Z": [ 2598 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 185 ], "B": [ 134 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2601 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 124 ], "B": [ 2602 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2599 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 124 ], "C": [ 2603 ], "D": [ 938 ], "Z": [ 2600 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 124 ], "B": [ 2602 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2603 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2604 ], "LSR": [ "0" ], "Q": [ 134 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2605 ], "C": [ 2606 ], "D": [ 2607 ], "Z": [ 2604 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 134 ], "B": [ 2608 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2605 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_B_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 134 ], "A1": [ 124 ], "B0": [ 1307 ], "B1": [ 1302 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2609 ], "COUT": [ 2595 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2608 ], "S1": [ 2602 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 134 ], "B": [ 2608 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2606 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2610 ], "B": [ 2611 ], "C": [ 732 ], "D": [ 929 ], "Z": [ 2607 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 124 ], "B": [ 154 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2610 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 89 ], "B": [ 196 ], "C": [ 1646 ], "D": [ 1537 ], "Z": [ 2611 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2612 ], "LSR": [ "0" ], "Q": [ 154 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2613 ], "C": [ 2614 ], "D": [ 2615 ], "Z": [ 2612 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 98 ], "B": [ 134 ], "C": [ 1537 ], "D": [ 2616 ], "Z": [ 2613 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 192 ], "B": [ 166 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2616 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 154 ], "B": [ 2617 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2614 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 154 ], "C": [ 2618 ], "D": [ 932 ], "Z": [ 2615 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 154 ], "B": [ 2617 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2618 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2619 ], "LSR": [ "0" ], "Q": [ 166 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2620 ], "C": [ 2621 ], "D": [ 2622 ], "Z": [ 2619 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 106 ], "B": [ 154 ], "C": [ 1537 ], "D": [ 2623 ], "Z": [ 2620 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 150 ], "B": [ 185 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2623 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 2624 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2621 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 166 ], "A1": [ 154 ], "B0": [ 1317 ], "B1": [ 1312 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2625 ], "COUT": [ 2609 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2624 ], "S1": [ 2617 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 166 ], "C": [ 2626 ], "D": [ 935 ], "Z": [ 2622 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 2624 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2626 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2627 ], "B": [ 2628 ], "C": [ 2629 ], "D": [ 2630 ], "Z": [ 2550 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 346 ], "B": [ 260 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2627 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1537 ], "B": [ 307 ], "C": [ 1647 ], "D": [ 732 ], "Z": [ 2628 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 172 ], "B": [ 2631 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2629 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 172 ], "C": [ 2632 ], "D": [ 1075 ], "Z": [ 2630 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 172 ], "B": [ 2631 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2632 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2633 ], "LSR": [ "0" ], "Q": [ 260 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2634 ], "LSR": [ "0" ], "Q": [ 185 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2635 ], "C": [ 2636 ], "D": [ 2637 ], "Z": [ 2634 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 124 ], "B": [ 166 ], "C": [ 1537 ], "D": [ 2638 ], "Z": [ 2635 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 148 ], "B": [ 196 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2638 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 185 ], "B": [ 2639 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2636 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 185 ], "C": [ 2640 ], "D": [ 900 ], "Z": [ 2637 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 185 ], "B": [ 2639 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2640 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2641 ], "LSR": [ "0" ], "Q": [ 196 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2642 ], "C": [ 2643 ], "D": [ 2644 ], "Z": [ 2641 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 134 ], "B": [ 185 ], "C": [ 1537 ], "D": [ 2645 ], "Z": [ 2642 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 122 ], "B": [ 192 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2645 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 196 ], "B": [ 2646 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2643 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 196 ], "A1": [ 185 ], "B0": [ 1334 ], "B1": [ 1327 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2647 ], "COUT": [ 2625 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2646 ], "S1": [ 2639 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 196 ], "C": [ 2648 ], "D": [ 891 ], "Z": [ 2644 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 196 ], "B": [ 2646 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2648 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2649 ], "LSR": [ "0" ], "Q": [ 192 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2650 ], "C": [ 2651 ], "D": [ 2652 ], "Z": [ 2649 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 154 ], "B": [ 196 ], "C": [ 1537 ], "D": [ 2653 ], "Z": [ 2650 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 120 ], "B": [ 150 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2653 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 192 ], "B": [ 2654 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2651 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 192 ], "C": [ 2655 ], "D": [ 894 ], "Z": [ 2652 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 192 ], "B": [ 2654 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2655 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2656 ], "LSR": [ "0" ], "Q": [ 150 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2657 ], "C": [ 2658 ], "D": [ 2659 ], "Z": [ 2656 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 166 ], "B": [ 192 ], "C": [ 1537 ], "D": [ 2660 ], "Z": [ 2657 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 146 ], "B": [ 148 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2660 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 150 ], "B": [ 2661 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2658 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 150 ], "A1": [ 192 ], "B0": [ 1342 ], "B1": [ 1338 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2662 ], "COUT": [ 2647 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2661 ], "S1": [ 2654 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 150 ], "C": [ 2663 ], "D": [ 897 ], "Z": [ 2659 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 150 ], "B": [ 2661 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2663 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2664 ], "LSR": [ "0" ], "Q": [ 148 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2665 ], "C": [ 2666 ], "D": [ 2667 ], "Z": [ 2664 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 185 ], "B": [ 150 ], "C": [ 1537 ], "D": [ 2668 ], "Z": [ 2665 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 247 ], "B": [ 122 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2668 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 148 ], "B": [ 2669 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2666 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 148 ], "C": [ 2670 ], "D": [ 864 ], "Z": [ 2667 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 148 ], "B": [ 2669 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2670 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2671 ], "LSR": [ "0" ], "Q": [ 122 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2672 ], "B": [ 2673 ], "C": [ 2674 ], "D": [ 2675 ], "Z": [ 2671 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 122 ], "B": [ 2676 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2672 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_A_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 122 ], "A1": [ 148 ], "B0": [ 1350 ], "B1": [ 1346 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2677 ], "COUT": [ 2662 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2676 ], "S1": [ 2669 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 122 ], "B": [ 2676 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2673 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2678 ], "B": [ 2679 ], "C": [ 1646 ], "D": [ 732 ], "Z": [ 2674 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_C_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 196 ], "C": [ 254 ], "D": [ 1537 ], "Z": [ 2678 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 148 ], "C": [ 120 ], "D": [ 1537 ], "Z": [ 2679 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000001111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 122 ], "B": [ 928 ], "C": [ 729 ], "D": [ 855 ], "Z": [ 2675 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2680 ], "LSR": [ "0" ], "Q": [ 120 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2681 ], "C": [ 2682 ], "D": [ 2683 ], "Z": [ 2680 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 192 ], "B": [ 122 ], "C": [ 1537 ], "D": [ 2684 ], "Z": [ 2681 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 273 ], "B": [ 146 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2684 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 120 ], "B": [ 2685 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2682 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 120 ], "C": [ 2686 ], "D": [ 858 ], "Z": [ 2683 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 120 ], "B": [ 2685 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2686 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2687 ], "LSR": [ "0" ], "Q": [ 146 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2688 ], "C": [ 2689 ], "D": [ 2690 ], "Z": [ 2687 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 150 ], "B": [ 120 ], "C": [ 1537 ], "D": [ 2691 ], "Z": [ 2688 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 116 ], "B": [ 247 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2691 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 146 ], "B": [ 2692 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2689 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 146 ], "A1": [ 120 ], "B0": [ 1358 ], "B1": [ 1354 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2693 ], "COUT": [ 2677 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2692 ], "S1": [ 2685 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 146 ], "C": [ 2694 ], "D": [ 861 ], "Z": [ 2690 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 146 ], "B": [ 2692 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2694 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2695 ], "LSR": [ "0" ], "Q": [ 247 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2696 ], "B": [ 2697 ], "C": [ 827 ], "D": [ 2698 ], "Z": [ 2695 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 247 ], "B": [ 2699 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2696 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 247 ], "B": [ 2699 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2697 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111011111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 729 ], "B": [ 247 ], "C": [ 2700 ], "D": [ 928 ], "Z": [ 2698 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1537 ], "B": [ 254 ], "C": [ 2701 ], "D": [ 729 ], "Z": [ 2700 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 148 ], "B": [ 146 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2701 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2702 ], "LSR": [ "0" ], "Q": [ 254 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2703 ], "B": [ 822 ], "C": [ 2704 ], "D": [ 2705 ], "Z": [ 2702 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 254 ], "B": [ 2706 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2703 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_A_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 254 ], "A1": [ 247 ], "B0": [ 1372 ], "B1": [ 1365 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2707 ], "COUT": [ 2693 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2706 ], "S1": [ 2699 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 254 ], "B": [ 2706 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2704 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2708 ], "B": [ 254 ], "C": [ 928 ], "D": [ 729 ], "Z": [ 2705 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011110100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1537 ], "B": [ 122 ], "C": [ 1646 ], "D": [ 2709 ], "Z": [ 2708 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 247 ], "B": [ 273 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2709 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2710 ], "B": [ 2711 ], "C": [ 2712 ], "D": [ 2713 ], "Z": [ 2633 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1537 ], "B": [ 316 ], "C": [ 1647 ], "D": [ 732 ], "Z": [ 2710 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 284 ], "B": [ 172 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2711 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 260 ], "B": [ 2714 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2712 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 260 ], "C": [ 2715 ], "D": [ 1078 ], "Z": [ 2713 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 260 ], "B": [ 2714 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2715 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2716 ], "LSR": [ "0" ], "Q": [ 284 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2717 ], "LSR": [ "0" ], "Q": [ 273 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2718 ], "C": [ 2719 ], "D": [ 2720 ], "Z": [ 2717 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 273 ], "B": [ 2721 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2718 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 273 ], "C": [ 2722 ], "D": [ 824 ], "Z": [ 2719 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 273 ], "B": [ 2721 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2722 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0010111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1537 ], "B": [ 116 ], "C": [ 2723 ], "D": [ 732 ], "Z": [ 2720 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 120 ], "B": [ 254 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2723 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2724 ], "LSR": [ "0" ], "Q": [ 116 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2725 ], "D": [ 2726 ], "Z": [ 2724 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 116 ], "B": [ 2727 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2725 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 116 ], "A1": [ 273 ], "B0": [ 1388 ], "B1": [ 1383 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 2707 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2727 ], "S1": [ 2721 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 731 ], "B": [ 804 ], "C": [ 2728 ], "D": [ 2729 ], "Z": [ 2726 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1010001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 116 ], "B": [ 2730 ], "C": [ 928 ], "D": [ 729 ], "Z": [ 2728 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111110101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 146 ], "B": [ 273 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2730 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 116 ], "B": [ 2727 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2729 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2731 ], "B": [ 2732 ], "C": [ 2733 ], "D": [ 2734 ], "Z": [ 2716 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 260 ], "B": [ 298 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2731 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1537 ], "B": [ 324 ], "C": [ 1647 ], "D": [ 732 ], "Z": [ 2732 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 284 ], "B": [ 2735 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2733 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 284 ], "A1": [ 260 ], "B0": [ 1381 ], "B1": [ 1325 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2736 ], "COUT": [ 2737 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2735 ], "S1": [ 2714 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 284 ], "C": [ 2738 ], "D": [ 1081 ], "Z": [ 2734 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 284 ], "B": [ 2735 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2738 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2739 ], "LSR": [ "0" ], "Q": [ 298 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2740 ], "C": [ 2741 ], "D": [ 2742 ], "Z": [ 2739 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 346 ], "B": [ 284 ], "C": [ 1537 ], "D": [ 2743 ], "Z": [ 2740 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 336 ], "B": [ 307 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2743 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 298 ], "B": [ 2744 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2741 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 298 ], "C": [ 2745 ], "D": [ 1048 ], "Z": [ 2742 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 298 ], "B": [ 2744 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2745 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2746 ], "LSR": [ "0" ], "Q": [ 307 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2747 ], "C": [ 2748 ], "D": [ 2749 ], "Z": [ 2746 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 172 ], "B": [ 298 ], "C": [ 1537 ], "D": [ 2750 ], "Z": [ 2747 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 152 ], "B": [ 316 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2750 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 307 ], "B": [ 2751 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2748 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 307 ], "A1": [ 298 ], "B0": [ 1398 ], "B1": [ 1394 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2752 ], "COUT": [ 2736 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2751 ], "S1": [ 2744 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 307 ], "C": [ 2753 ], "D": [ 1038 ], "Z": [ 2749 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 307 ], "B": [ 2751 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2753 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2754 ], "LSR": [ "0" ], "Q": [ 316 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2755 ], "C": [ 2756 ], "D": [ 2757 ], "Z": [ 2754 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 316 ], "B": [ 2758 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2755 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 316 ], "B": [ 2758 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2756 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2759 ], "B": [ 2760 ], "C": [ 732 ], "D": [ 1042 ], "Z": [ 2757 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 307 ], "B": [ 324 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2759 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 260 ], "B": [ 59 ], "C": [ 1646 ], "D": [ 1537 ], "Z": [ 2760 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2761 ], "LSR": [ "0" ], "Q": [ 324 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2762 ], "B": [ 2763 ], "C": [ 1045 ], "D": [ 2764 ], "Z": [ 2761 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 324 ], "B": [ 2765 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2762 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_A_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 324 ], "A1": [ 316 ], "B0": [ 1406 ], "B1": [ 1402 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2766 ], "COUT": [ 2752 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2765 ], "S1": [ 2758 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 324 ], "B": [ 2765 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2763 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0101110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 324 ], "B": [ 2767 ], "C": [ 928 ], "D": [ 729 ], "Z": [ 2764 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000010111110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 316 ], "B": [ 284 ], "C": [ 1537 ], "D": [ 2768 ], "Z": [ 2767 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 68 ], "B": [ 336 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2768 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2769 ], "LSR": [ "0" ], "Q": [ 336 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2770 ], "C": [ 2771 ], "D": [ 2772 ], "Z": [ 2769 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 336 ], "B": [ 2773 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2770 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 336 ], "B": [ 2773 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2771 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2774 ], "B": [ 2775 ], "C": [ 732 ], "D": [ 1011 ], "Z": [ 2772 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011010100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 324 ], "B": [ 152 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2774 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 298 ], "B": [ 80 ], "C": [ 1646 ], "D": [ 1537 ], "Z": [ 2775 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 1755 ], "CLK": [ 23 ], "DI": [ 2776 ], "LSR": [ "0" ], "Q": [ 152 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111100011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 732 ], "B": [ 2777 ], "C": [ 2778 ], "D": [ 2779 ], "Z": [ 2776 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 928 ], "D": [ 729 ], "Z": [ 732 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 307 ], "B": [ 336 ], "C": [ 1537 ], "D": [ 2780 ], "Z": [ 2777 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100111110100000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 89 ], "B": [ 59 ], "C": [ 1537 ], "D": [ 1646 ], "Z": [ 2780 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 152 ], "B": [ 2781 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2778 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 152 ], "A1": [ 336 ], "B0": [ 1414 ], "B1": [ 1410 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2565 ], "COUT": [ 2766 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2781 ], "S1": [ 2773 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 749 ], "B": [ 152 ], "C": [ 2782 ], "D": [ 1001 ], "Z": [ 2779 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 928 ], "D": [ 729 ], "Z": [ 749 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 152 ], "B": [ 2781 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2782 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2783 ], "C": [ 2784 ], "D": [ 2785 ], "Z": [ 2549 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 346 ], "B": [ 2786 ], "C": [ 1568 ], "D": [ 708 ], "Z": [ 2783 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_B_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 172 ], "A1": [ 346 ], "B0": [ 1267 ], "B1": [ 1265 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2737 ], "COUT": [ 2787 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2631 ], "S1": [ 2786 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 346 ], "B": [ 2786 ], "C": [ 1626 ], "D": [ 710 ], "Z": [ 2784 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2788 ], "B": [ 732 ], "C": [ 1537 ], "D": [ 1655 ], "Z": [ 2785 ] } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100110011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 298 ], "C": [ 172 ], "D": [ 1646 ], "Z": [ 2788 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2789 ], "LSR": [ "0" ], "Q": [ 347 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2790 ], "LSR": [ "0" ], "Q": [ 173 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2791 ], "LSR": [ "0" ], "Q": [ 60 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_10_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 992 ], "B": [ 1269 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2791 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2792 ], "LSR": [ "0" ], "Q": [ 69 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_11_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 993 ], "B": [ 1277 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2792 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2793 ], "LSR": [ "0" ], "Q": [ 81 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_12_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 958 ], "B": [ 1282 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2793 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2794 ], "LSR": [ "0" ], "Q": [ 90 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_13_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 955 ], "B": [ 1287 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2794 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2795 ], "LSR": [ "0" ], "Q": [ 99 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_14_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 956 ], "B": [ 1292 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2795 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2796 ], "LSR": [ "0" ], "Q": [ 107 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_15_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 957 ], "B": [ 1297 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2796 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2797 ], "LSR": [ "0" ], "Q": [ 125 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_16_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 920 ], "B": [ 1302 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2797 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2798 ], "LSR": [ "0" ], "Q": [ 135 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_17_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 917 ], "B": [ 1307 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2798 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2799 ], "LSR": [ "0" ], "Q": [ 155 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_18_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 918 ], "B": [ 1312 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2799 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2800 ], "LSR": [ "0" ], "Q": [ 167 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_19_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 919 ], "B": [ 1317 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2800 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1065 ], "B": [ 1267 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2790 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2801 ], "LSR": [ "0" ], "Q": [ 261 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2802 ], "LSR": [ "0" ], "Q": [ 186 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_20_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 884 ], "B": [ 1327 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2802 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2803 ], "LSR": [ "0" ], "Q": [ 197 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_21_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 881 ], "B": [ 1334 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2803 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2804 ], "LSR": [ "0" ], "Q": [ 193 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_22_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 882 ], "B": [ 1338 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2804 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2805 ], "LSR": [ "0" ], "Q": [ 151 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_23_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 883 ], "B": [ 1342 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2805 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2806 ], "LSR": [ "0" ], "Q": [ 149 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_24_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 848 ], "B": [ 1346 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2806 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2807 ], "LSR": [ "0" ], "Q": [ 123 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_25_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 844 ], "B": [ 1350 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2807 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2808 ], "LSR": [ "0" ], "Q": [ 121 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_26_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 845 ], "B": [ 1354 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2808 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2809 ], "LSR": [ "0" ], "Q": [ 147 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_27_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 846 ], "B": [ 1358 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2809 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2810 ], "LSR": [ "0" ], "Q": [ 248 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_28_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 813 ], "B": [ 1365 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2810 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2811 ], "LSR": [ "0" ], "Q": [ 255 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_29_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 809 ], "B": [ 1372 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2811 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1066 ], "B": [ 1325 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2801 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2812 ], "LSR": [ "0" ], "Q": [ 285 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2813 ], "LSR": [ "0" ], "Q": [ 274 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_30_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 811 ], "B": [ 1383 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2813 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2814 ], "LSR": [ "0" ], "Q": [ 117 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_31_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 789 ], "B": [ 1388 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2814 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1067 ], "B": [ 1381 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2812 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2815 ], "LSR": [ "0" ], "Q": [ 299 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_4_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1031 ], "B": [ 1394 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2815 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2816 ], "LSR": [ "0" ], "Q": [ 308 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_5_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1028 ], "B": [ 1398 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2816 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2817 ], "LSR": [ "0" ], "Q": [ 317 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_6_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1029 ], "B": [ 1402 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2817 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2818 ], "LSR": [ "0" ], "Q": [ 325 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_7_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1030 ], "B": [ 1406 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2818 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2819 ], "LSR": [ "0" ], "Q": [ 337 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_8_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 994 ], "B": [ 1410 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2819 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 721 ], "CLK": [ 23 ], "DI": [ 2820 ], "LSR": [ "0" ], "Q": [ 153 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_9_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 991 ], "B": [ 1414 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2820 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 384 ], "D": [ 731 ], "Z": [ 721 ] } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110011001010" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1068 ], "B": [ 1265 ], "C": [ 716 ], "D": [ 717 ], "Z": [ 2789 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2821 ], "LSR": [ 384 ], "Q": [ 1260 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2822 ], "LSR": [ 384 ], "Q": [ 1150 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2823 ], "LSR": [ 384 ], "Q": [ 1096 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 2825 ], "C": [ 2826 ], "D": [ 2827 ], "Z": [ 2823 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 459 ], "C": [ 724 ], "D": [ 2828 ], "Z": [ 2825 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 389 ], "C": [ 1604 ], "D": [ 2829 ], "Z": [ 2828 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 620 ], "C": [ 1605 ], "D": [ 550 ], "Z": [ 2829 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2830 ], "C": [ 2307 ], "D": [ 708 ], "Z": [ 2826 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2831 ], "C": [ 729 ], "D": [ 59 ], "Z": [ 2827 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2832 ], "LSR": [ 384 ], "Q": [ 1102 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2833 ], "B": [ 2834 ], "C": [ 708 ], "D": [ 2835 ], "Z": [ 2832 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2325 ], "D": [ 1703 ], "Z": [ 2833 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2824 ], "C": [ 2836 ], "D": [ 2837 ], "Z": [ 2835 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 461 ], "C": [ 724 ], "D": [ 2838 ], "Z": [ 2836 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 391 ], "C": [ 1604 ], "D": [ 2839 ], "Z": [ 2838 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 622 ], "C": [ 1605 ], "D": [ 552 ], "Z": [ 2839 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2840 ], "LSR": [ 384 ], "Q": [ 1107 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2841 ], "B": [ 2834 ], "C": [ 708 ], "D": [ 2842 ], "Z": [ 2840 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1972 ], "D": [ 1703 ], "Z": [ 2841 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2843 ], "D": [ 2844 ], "Z": [ 2842 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 463 ], "C": [ 2845 ], "D": [ 2824 ], "Z": [ 2843 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 624 ], "C": [ 1606 ], "D": [ 2846 ], "Z": [ 2845 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 554 ], "B": [ 1605 ], "C": [ 1604 ], "D": [ 393 ], "Z": [ 2846 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2847 ], "LSR": [ 384 ], "Q": [ 1114 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2848 ], "B": [ 2834 ], "C": [ 708 ], "D": [ 2849 ], "Z": [ 2847 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1779 ], "D": [ 1703 ], "Z": [ 2848 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2824 ], "C": [ 2850 ], "D": [ 2851 ], "Z": [ 2849 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 465 ], "C": [ 724 ], "D": [ 2852 ], "Z": [ 2850 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 556 ], "C": [ 1605 ], "D": [ 2853 ], "Z": [ 2852 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 626 ], "B": [ 1606 ], "C": [ 1604 ], "D": [ 395 ], "Z": [ 2853 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2854 ], "LSR": [ 384 ], "Q": [ 1119 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2855 ], "C": [ 2856 ], "D": [ 2857 ], "Z": [ 2854 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2830 ], "C": [ 1815 ], "D": [ 708 ], "Z": [ 2855 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 467 ], "C": [ 2858 ], "D": [ 2824 ], "Z": [ 2856 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 397 ], "C": [ 1604 ], "D": [ 2859 ], "Z": [ 2858 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 628 ], "C": [ 1605 ], "D": [ 558 ], "Z": [ 2859 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2860 ], "C": [ 729 ], "D": [ 98 ], "Z": [ 2857 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2861 ], "LSR": [ 384 ], "Q": [ 1125 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 2862 ], "C": [ 2863 ], "D": [ 2864 ], "Z": [ 2861 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 469 ], "C": [ 724 ], "D": [ 2865 ], "Z": [ 2862 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 560 ], "C": [ 1605 ], "D": [ 2866 ], "Z": [ 2865 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 630 ], "B": [ 1606 ], "C": [ 1604 ], "D": [ 399 ], "Z": [ 2866 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2830 ], "C": [ 1828 ], "D": [ 708 ], "Z": [ 2863 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2867 ], "C": [ 729 ], "D": [ 106 ], "Z": [ 2864 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2868 ], "LSR": [ 384 ], "Q": [ 1130 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 735 ], "C": [ 2869 ], "D": [ 2870 ], "Z": [ 2868 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 926 ], "A1": [ 937 ], "B0": [ 1307 ], "B1": [ 1302 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2871 ], "COUT": [ 2872 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2873 ], "S1": [ 2869 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 896 ], "A1": [ 893 ], "B0": [ 1342 ], "B1": [ 1338 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2874 ], "COUT": [ 2875 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2876 ], "S1": [ 2877 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 860 ], "A1": [ 857 ], "B0": [ 1358 ], "B1": [ 1354 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2878 ], "COUT": [ 2879 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2880 ], "S1": [ 2881 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_10": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 934 ], "A1": [ 931 ], "B0": [ 1317 ], "B1": [ 1312 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2882 ], "COUT": [ 2871 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2883 ], "S1": [ 2884 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_10_S0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2883 ], "C": [ 729 ], "D": [ 166 ], "Z": [ 2885 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_10_S1_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2884 ], "C": [ 729 ], "D": [ 154 ], "Z": [ 2886 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_11": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 890 ], "A1": [ 899 ], "B0": [ 1334 ], "B1": [ 1327 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2875 ], "COUT": [ 2882 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2887 ], "S1": [ 2888 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_12": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 761 ], "A1": [ 760 ], "B0": [ 1388 ], "B1": [ 1383 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 2889 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2890 ], "S1": [ 2891 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_1_S0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2880 ], "C": [ 729 ], "D": [ 146 ], "Z": [ 2892 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_1_S1_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2881 ], "C": [ 729 ], "D": [ 120 ], "Z": [ 2893 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 821 ], "A1": [ 826 ], "B0": [ 1372 ], "B1": [ 1365 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2889 ], "COUT": [ 2878 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2894 ], "S1": [ 2895 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_2_S0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2894 ], "C": [ 729 ], "D": [ 254 ], "Z": [ 2896 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_2_S1_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2895 ], "C": [ 729 ], "D": [ 247 ], "Z": [ 2897 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_3": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1080 ], "A1": [ 1077 ], "B0": [ 1381 ], "B1": [ 1325 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2898 ], "COUT": [ 2899 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2900 ], "S1": [ 2901 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_4": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1037 ], "A1": [ 1047 ], "B0": [ 1398 ], "B1": [ 1394 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2902 ], "COUT": [ 2898 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2903 ], "S1": [ 2904 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_5": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1044 ], "A1": [ 1040 ], "B0": [ 1406 ], "B1": [ 1402 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2905 ], "COUT": [ 2902 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2906 ], "S1": [ 2907 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_5_S1_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2907 ], "C": [ 729 ], "D": [ 316 ], "Z": [ 2908 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_6": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1000 ], "A1": [ 1009 ], "B0": [ 1414 ], "B1": [ 1410 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2909 ], "COUT": [ 2905 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2910 ], "S1": [ 2911 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_6_S1_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2911 ], "C": [ 729 ], "D": [ 336 ], "Z": [ 2912 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_7": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1006 ], "A1": [ 1003 ], "B0": [ 1277 ], "B1": [ 1269 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2913 ], "COUT": [ 2909 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2914 ], "S1": [ 2831 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_7_S0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2914 ], "C": [ 729 ], "D": [ 68 ], "Z": [ 2837 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_8": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 964 ], "A1": [ 973 ], "B0": [ 1287 ], "B1": [ 1282 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2915 ], "COUT": [ 2913 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2916 ], "S1": [ 2917 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_8_S0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2916 ], "C": [ 729 ], "D": [ 89 ], "Z": [ 2851 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_8_S1_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2917 ], "C": [ 729 ], "D": [ 80 ], "Z": [ 2844 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_9": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 970 ], "A1": [ 967 ], "B0": [ 1297 ], "B1": [ 1292 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2872 ], "COUT": [ 2915 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2867 ], "S1": [ 2860 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_S0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2876 ], "C": [ 729 ], "D": [ 150 ], "Z": [ 2918 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0001111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2919 ], "B": [ 1952 ], "C": [ 708 ], "D": [ 2920 ], "Z": [ 2870 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2921 ], "C": [ 2922 ], "D": [ 1705 ], "Z": [ 2919 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_B_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2921 ], "C": [ 2922 ], "D": [ 1576 ], "Z": [ 2830 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1850 ], "B": [ 2056 ], "C": [ 273 ], "D": [ 757 ], "Z": [ 2921 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1702 ], "C": [ 757 ], "D": [ 1850 ], "Z": [ 2922 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 729 ], "B": [ 124 ], "C": [ 2923 ], "D": [ 2824 ], "Z": [ 2920 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 471 ], "C": [ 724 ], "D": [ 2924 ], "Z": [ 2923 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 632 ], "C": [ 1606 ], "D": [ 2925 ], "Z": [ 2924 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 562 ], "B": [ 1605 ], "C": [ 1604 ], "D": [ 401 ], "Z": [ 2925 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2926 ], "LSR": [ 384 ], "Q": [ 1136 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111110011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2927 ], "C": [ 2928 ], "D": [ 2929 ], "Z": [ 2926 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2059 ], "B": [ 1705 ], "C": [ 1952 ], "D": [ 708 ], "Z": [ 2927 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 473 ], "C": [ 2930 ], "D": [ 2824 ], "Z": [ 2928 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 403 ], "C": [ 1604 ], "D": [ 2931 ], "Z": [ 2930 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 634 ], "C": [ 1605 ], "D": [ 564 ], "Z": [ 2931 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2873 ], "C": [ 729 ], "D": [ 134 ], "Z": [ 2929 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2932 ], "LSR": [ 384 ], "Q": [ 1141 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2933 ], "C": [ 708 ], "D": [ 2934 ], "Z": [ 2932 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1988 ], "B": [ 757 ], "C": [ 2075 ], "D": [ 1705 ], "Z": [ 2933 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2824 ], "C": [ 2935 ], "D": [ 2886 ], "Z": [ 2934 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 477 ], "C": [ 724 ], "D": [ 2936 ], "Z": [ 2935 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 405 ], "C": [ 1604 ], "D": [ 2937 ], "Z": [ 2936 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 638 ], "C": [ 1605 ], "D": [ 566 ], "Z": [ 2937 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2938 ], "LSR": [ 384 ], "Q": [ 1147 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2939 ], "C": [ 708 ], "D": [ 2940 ], "Z": [ 2938 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2194 ], "B": [ 757 ], "C": [ 2096 ], "D": [ 1705 ], "Z": [ 2939 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2824 ], "C": [ 2941 ], "D": [ 2885 ], "Z": [ 2940 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 479 ], "C": [ 724 ], "D": [ 2942 ], "Z": [ 2941 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 407 ], "C": [ 1604 ], "D": [ 2943 ], "Z": [ 2942 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 640 ], "C": [ 1605 ], "D": [ 568 ], "Z": [ 2943 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 2944 ], "C": [ 2945 ], "D": [ 2946 ], "Z": [ 2822 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 439 ], "C": [ 724 ], "D": [ 2947 ], "Z": [ 2944 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 387 ], "C": [ 1604 ], "D": [ 2948 ], "Z": [ 2947 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 600 ], "C": [ 1605 ], "D": [ 548 ], "Z": [ 2948 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2830 ], "C": [ 2949 ], "D": [ 708 ], "Z": [ 2945 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1776 ], "D": [ 1703 ], "Z": [ 2949 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2950 ], "C": [ 729 ], "D": [ 172 ], "Z": [ 2946 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2951 ], "LSR": [ 384 ], "Q": [ 1210 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2952 ], "LSR": [ 384 ], "Q": [ 1157 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 2953 ], "C": [ 2954 ], "D": [ 2955 ], "Z": [ 2952 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 481 ], "C": [ 724 ], "D": [ 2956 ], "Z": [ 2953 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 642 ], "C": [ 1606 ], "D": [ 2957 ], "Z": [ 2956 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 572 ], "B": [ 1605 ], "C": [ 1604 ], "D": [ 411 ], "Z": [ 2957 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1856 ], "B": [ 1705 ], "C": [ 1952 ], "D": [ 708 ], "Z": [ 2954 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2888 ], "C": [ 729 ], "D": [ 185 ], "Z": [ 2955 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "SET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:23.163-23.215" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2958 ], "LSR": [ 384 ], "Q": [ 1163 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 2959 ], "C": [ 2960 ], "D": [ 2961 ], "Z": [ 2958 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 483 ], "C": [ 724 ], "D": [ 2962 ], "Z": [ 2959 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 644 ], "C": [ 1606 ], "D": [ 2963 ], "Z": [ 2962 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 574 ], "B": [ 1605 ], "C": [ 1604 ], "D": [ 413 ], "Z": [ 2963 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1887 ], "B": [ 1705 ], "C": [ 1952 ], "D": [ 708 ], "Z": [ 2960 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2887 ], "C": [ 729 ], "D": [ 196 ], "Z": [ 2961 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2964 ], "LSR": [ 384 ], "Q": [ 1168 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 2965 ], "C": [ 2966 ], "D": [ 2967 ], "Z": [ 2964 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 485 ], "C": [ 724 ], "D": [ 2968 ], "Z": [ 2965 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 576 ], "C": [ 1605 ], "D": [ 2969 ], "Z": [ 2968 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 646 ], "B": [ 1606 ], "C": [ 1604 ], "D": [ 415 ], "Z": [ 2969 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1914 ], "B": [ 1705 ], "C": [ 1952 ], "D": [ 708 ], "Z": [ 2966 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2877 ], "C": [ 729 ], "D": [ 192 ], "Z": [ 2967 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2970 ], "LSR": [ 384 ], "Q": [ 1174 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1110000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2971 ], "C": [ 708 ], "D": [ 2972 ], "Z": [ 2970 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000011111000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1929 ], "B": [ 1854 ], "C": [ 1931 ], "D": [ 1705 ], "Z": [ 2971 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2824 ], "C": [ 2973 ], "D": [ 2918 ], "Z": [ 2972 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 487 ], "C": [ 724 ], "D": [ 2974 ], "Z": [ 2973 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 417 ], "C": [ 1604 ], "D": [ 2975 ], "Z": [ 2974 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 648 ], "C": [ 1605 ], "D": [ 578 ], "Z": [ 2975 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2976 ], "LSR": [ 384 ], "Q": [ 1179 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 735 ], "C": [ 2977 ], "D": [ 2978 ], "Z": [ 2976 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_C_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 854 ], "A1": [ 863 ], "B0": [ 1350 ], "B1": [ 1346 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2879 ], "COUT": [ 2874 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2979 ], "S1": [ 2977 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_C_CCU2C_S1_S0_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2979 ], "C": [ 729 ], "D": [ 122 ], "Z": [ 2980 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0100111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1951 ], "B": [ 1950 ], "C": [ 708 ], "D": [ 2981 ], "Z": [ 2978 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1850 ], "B": [ 2056 ], "C": [ 273 ], "D": [ 2147 ], "Z": [ 1951 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000001110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 729 ], "B": [ 148 ], "C": [ 2982 ], "D": [ 2824 ], "Z": [ 2981 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 489 ], "C": [ 724 ], "D": [ 2983 ], "Z": [ 2982 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 650 ], "C": [ 1606 ], "D": [ 2984 ], "Z": [ 2983 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 580 ], "B": [ 1605 ], "C": [ 1604 ], "D": [ 419 ], "Z": [ 2984 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2985 ], "LSR": [ 384 ], "Q": [ 1185 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2986 ], "B": [ 2117 ], "C": [ 708 ], "D": [ 2987 ], "Z": [ 2985 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2058 ], "D": [ 1702 ], "Z": [ 2986 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2824 ], "C": [ 2988 ], "D": [ 2980 ], "Z": [ 2987 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 491 ], "C": [ 724 ], "D": [ 2989 ], "Z": [ 2988 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 582 ], "C": [ 1605 ], "D": [ 2990 ], "Z": [ 2989 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 652 ], "B": [ 1606 ], "C": [ 1604 ], "D": [ 421 ], "Z": [ 2990 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2991 ], "LSR": [ 384 ], "Q": [ 1190 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2305 ], "B": [ 2148 ], "C": [ 708 ], "D": [ 2992 ], "Z": [ 2991 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2824 ], "C": [ 2993 ], "D": [ 2893 ], "Z": [ 2992 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 493 ], "C": [ 724 ], "D": [ 2994 ], "Z": [ 2993 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 423 ], "C": [ 1604 ], "D": [ 2995 ], "Z": [ 2994 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 654 ], "C": [ 1605 ], "D": [ 584 ], "Z": [ 2995 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 2996 ], "LSR": [ 384 ], "Q": [ 1196 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2997 ], "B": [ 2094 ], "C": [ 708 ], "D": [ 2998 ], "Z": [ 2996 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2194 ], "D": [ 2147 ], "Z": [ 2997 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2824 ], "C": [ 2999 ], "D": [ 2892 ], "Z": [ 2998 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 495 ], "C": [ 724 ], "D": [ 3000 ], "Z": [ 2999 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 586 ], "C": [ 1605 ], "D": [ 3001 ], "Z": [ 3000 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 656 ], "B": [ 1606 ], "C": [ 1604 ], "D": [ 425 ], "Z": [ 3001 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3002 ], "LSR": [ 384 ], "Q": [ 1201 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3003 ], "B": [ 2135 ], "C": [ 708 ], "D": [ 3004 ], "Z": [ 3002 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1853 ], "D": [ 1702 ], "Z": [ 3003 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3005 ], "D": [ 2897 ], "Z": [ 3004 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 499 ], "C": [ 3006 ], "D": [ 2824 ], "Z": [ 3005 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 427 ], "C": [ 1604 ], "D": [ 3007 ], "Z": [ 3006 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 660 ], "C": [ 1605 ], "D": [ 588 ], "Z": [ 3007 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3008 ], "LSR": [ 384 ], "Q": [ 1207 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3009 ], "B": [ 2180 ], "C": [ 708 ], "D": [ 3010 ], "Z": [ 3008 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1886 ], "D": [ 1702 ], "Z": [ 3009 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3011 ], "D": [ 2896 ], "Z": [ 3010 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 501 ], "C": [ 3012 ], "D": [ 2824 ], "Z": [ 3011 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 662 ], "C": [ 1606 ], "D": [ 3013 ], "Z": [ 3012 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 590 ], "B": [ 1605 ], "C": [ 1604 ], "D": [ 429 ], "Z": [ 3013 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 3014 ], "C": [ 3015 ], "D": [ 3016 ], "Z": [ 2951 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 441 ], "C": [ 724 ], "D": [ 3017 ], "Z": [ 3014 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 602 ], "C": [ 1606 ], "D": [ 3018 ], "Z": [ 3017 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 570 ], "B": [ 1605 ], "C": [ 1604 ], "D": [ 409 ], "Z": [ 3018 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2830 ], "C": [ 1987 ], "D": [ 708 ], "Z": [ 3015 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2901 ], "C": [ 729 ], "D": [ 260 ], "Z": [ 3016 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3019 ], "LSR": [ 384 ], "Q": [ 1224 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3020 ], "LSR": [ 384 ], "Q": [ 1219 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 708 ], "B": [ 3021 ], "C": [ 3022 ], "D": [ 3023 ], "Z": [ 3020 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1702 ], "B": [ 1913 ], "C": [ 2259 ], "D": [ 1817 ], "Z": [ 3021 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 503 ], "C": [ 3024 ], "D": [ 2824 ], "Z": [ 3022 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 433 ], "C": [ 1604 ], "D": [ 3025 ], "Z": [ 3024 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 664 ], "C": [ 1605 ], "D": [ 594 ], "Z": [ 3025 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2891 ], "C": [ 729 ], "D": [ 273 ], "Z": [ 3023 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3026 ], "LSR": [ 384 ], "Q": [ 1221 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 3027 ], "C": [ 3028 ], "D": [ 3029 ], "Z": [ 3026 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100101011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3030 ], "B": [ 435 ], "C": [ 1604 ], "D": [ 3031 ], "Z": [ 3027 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_B_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1605 ], "C": [ 1606 ], "D": [ 505 ], "Z": [ 3030 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 666 ], "C": [ 1605 ], "D": [ 596 ], "Z": [ 3031 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2890 ], "C": [ 116 ], "D": [ 729 ], "Z": [ 3028 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1930 ], "B": [ 116 ], "C": [ 2270 ], "D": [ 708 ], "Z": [ 3029 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 3032 ], "C": [ 3033 ], "D": [ 3034 ], "Z": [ 3019 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 443 ], "C": [ 724 ], "D": [ 3035 ], "Z": [ 3032 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 431 ], "C": [ 1604 ], "D": [ 3036 ], "Z": [ 3035 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 604 ], "C": [ 1605 ], "D": [ 592 ], "Z": [ 3036 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2830 ], "C": [ 2193 ], "D": [ 708 ], "Z": [ 3033 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2900 ], "C": [ 729 ], "D": [ 284 ], "Z": [ 3034 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3037 ], "LSR": [ 384 ], "Q": [ 1229 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 708 ], "B": [ 3038 ], "C": [ 3039 ], "D": [ 3040 ], "Z": [ 3037 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1703 ], "B": [ 1852 ], "C": [ 1952 ], "D": [ 2830 ], "Z": [ 3038 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 445 ], "C": [ 3041 ], "D": [ 2824 ], "Z": [ 3039 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 606 ], "C": [ 1606 ], "D": [ 3042 ], "Z": [ 3041 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 614 ], "B": [ 1605 ], "C": [ 1604 ], "D": [ 453 ], "Z": [ 3042 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2904 ], "C": [ 729 ], "D": [ 298 ], "Z": [ 3040 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3043 ], "LSR": [ 384 ], "Q": [ 1235 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2824 ], "B": [ 3044 ], "C": [ 3045 ], "D": [ 3046 ], "Z": [ 3043 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 708 ], "C": [ 729 ], "D": [ 735 ], "Z": [ 2824 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 447 ], "C": [ 724 ], "D": [ 3047 ], "Z": [ 3044 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 636 ], "C": [ 1605 ], "D": [ 3048 ], "Z": [ 3047 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 608 ], "B": [ 1606 ], "C": [ 1604 ], "D": [ 475 ], "Z": [ 3048 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111111000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1952 ], "B": [ 2830 ], "C": [ 3049 ], "D": [ 708 ], "Z": [ 3045 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1885 ], "D": [ 1703 ], "Z": [ 3049 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2903 ], "C": [ 729 ], "D": [ 307 ], "Z": [ 3046 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3050 ], "LSR": [ 384 ], "Q": [ 1240 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3051 ], "B": [ 2834 ], "C": [ 708 ], "D": [ 3052 ], "Z": [ 3050 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1912 ], "D": [ 1703 ], "Z": [ 3051 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3053 ], "D": [ 2908 ], "Z": [ 3052 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 449 ], "C": [ 3054 ], "D": [ 2824 ], "Z": [ 3053 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 497 ], "C": [ 1604 ], "D": [ 3055 ], "Z": [ 3054 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 610 ], "C": [ 1605 ], "D": [ 658 ], "Z": [ 3055 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3056 ], "LSR": [ 384 ], "Q": [ 1246 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 708 ], "B": [ 3057 ], "C": [ 3058 ], "D": [ 3059 ], "Z": [ 3056 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1703 ], "B": [ 1929 ], "C": [ 1952 ], "D": [ 2830 ], "Z": [ 3057 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 451 ], "C": [ 3060 ], "D": [ 2824 ], "Z": [ 3058 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 668 ], "C": [ 1605 ], "D": [ 3061 ], "Z": [ 3060 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 612 ], "B": [ 1606 ], "C": [ 1604 ], "D": [ 507 ], "Z": [ 3061 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2906 ], "C": [ 729 ], "D": [ 324 ], "Z": [ 3059 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3062 ], "LSR": [ 384 ], "Q": [ 1251 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3063 ], "B": [ 2834 ], "C": [ 708 ], "D": [ 3064 ], "Z": [ 3062 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1948 ], "D": [ 1703 ], "Z": [ 3063 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1952 ], "D": [ 2830 ], "Z": [ 2834 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 3065 ], "D": [ 2912 ], "Z": [ 3064 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 455 ], "C": [ 3066 ], "D": [ 2824 ], "Z": [ 3065 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 616 ], "C": [ 1606 ], "D": [ 3067 ], "Z": [ 3066 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 670 ], "B": [ 1605 ], "C": [ 1604 ], "D": [ 509 ], "Z": [ 3067 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3068 ], "LSR": [ 384 ], "Q": [ 1257 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 708 ], "B": [ 3069 ], "C": [ 3070 ], "D": [ 3071 ], "Z": [ 3068 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1703 ], "B": [ 2116 ], "C": [ 1952 ], "D": [ 2830 ], "Z": [ 3069 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 457 ], "C": [ 3072 ], "D": [ 2824 ], "Z": [ 3070 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 511 ], "C": [ 1604 ], "D": [ 3073 ], "Z": [ 3072 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 618 ], "C": [ 1605 ], "D": [ 672 ], "Z": [ 3073 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 2910 ], "C": [ 729 ], "D": [ 152 ], "Z": [ 3071 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 708 ], "B": [ 3074 ], "C": [ 3075 ], "D": [ 3076 ], "Z": [ 2821 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000000111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1703 ], "B": [ 2056 ], "C": [ 1952 ], "D": [ 2830 ], "Z": [ 3074 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 724 ], "B": [ 437 ], "C": [ 3077 ], "D": [ 2824 ], "Z": [ 3075 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 385 ], "C": [ 1604 ], "D": [ 3078 ], "Z": [ 3077 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1606 ], "B": [ 598 ], "C": [ 1605 ], "D": [ 546 ], "Z": [ 3078 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000011101110111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 735 ], "B": [ 3079 ], "C": [ 729 ], "D": [ 346 ], "Z": [ 3076 ] } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1074 ], "A1": [ 1083 ], "B0": [ 1267 ], "B1": [ 1265 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 2899 ], "COUT": [ 3080 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 2950 ], "S1": [ 3079 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1259 ], "LSR": [ 384 ], "Q": [ 1083 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1149 ], "LSR": [ 384 ], "Q": [ 1074 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_10": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1095 ], "LSR": [ 384 ], "Q": [ 1003 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_11": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1101 ], "LSR": [ 384 ], "Q": [ 1006 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_12": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1106 ], "LSR": [ 384 ], "Q": [ 973 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_13": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1113 ], "LSR": [ 384 ], "Q": [ 964 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_14": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1118 ], "LSR": [ 384 ], "Q": [ 967 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_15": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1124 ], "LSR": [ 384 ], "Q": [ 970 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_16": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1129 ], "LSR": [ 384 ], "Q": [ 937 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_17": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1135 ], "LSR": [ 384 ], "Q": [ 926 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_18": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1140 ], "LSR": [ 384 ], "Q": [ 931 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_19": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1146 ], "LSR": [ 384 ], "Q": [ 934 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1209 ], "LSR": [ 384 ], "Q": [ 1077 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_20": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1156 ], "LSR": [ 384 ], "Q": [ 899 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_21": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1162 ], "LSR": [ 384 ], "Q": [ 890 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_22": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1167 ], "LSR": [ 384 ], "Q": [ 893 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_23": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1173 ], "LSR": [ 384 ], "Q": [ 896 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_24": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1178 ], "LSR": [ 384 ], "Q": [ 863 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_25": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1184 ], "LSR": [ 384 ], "Q": [ 854 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_26": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1189 ], "LSR": [ 384 ], "Q": [ 857 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_27": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1195 ], "LSR": [ 384 ], "Q": [ 860 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_28": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1200 ], "LSR": [ 384 ], "Q": [ 826 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_29": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1206 ], "LSR": [ 384 ], "Q": [ 821 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1223 ], "LSR": [ 384 ], "Q": [ 1080 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_30": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1218 ], "LSR": [ 384 ], "Q": [ 760 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_31": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 2497 ], "LSR": [ 384 ], "Q": [ 761 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_31_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1094 ], "D": [ 2495 ], "Z": [ 2497 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1228 ], "LSR": [ 384 ], "Q": [ 1047 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1234 ], "LSR": [ 384 ], "Q": [ 1037 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1239 ], "LSR": [ 384 ], "Q": [ 1040 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1245 ], "LSR": [ 384 ], "Q": [ 1044 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_8": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1250 ], "LSR": [ 384 ], "Q": [ 1009 ] } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_9": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:42.169-42.229" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 674 ], "CLK": [ 23 ], "DI": [ 1256 ], "LSR": [ 384 ], "Q": [ 1000 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3081 ], "LSR": [ "0" ], "Q": [ 1652 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3082 ], "LSR": [ "0" ], "Q": [ 1653 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3083 ], "C": [ 816 ], "D": [ 729 ], "Z": [ 3082 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3084 ], "C": [ 1646 ], "D": [ 3085 ], "Z": [ 3083 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1011000000001011" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1652 ], "B": [ 3086 ], "C": [ 1653 ], "D": [ 1654 ], "Z": [ 3085 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1813|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "1" ], "A1": [ "0" ], "B0": [ 1654 ], "B1": [ 1653 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 3087 ], "COUT": [ 3086 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3088 ], "S1": [ 3089 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_CCU2C_COUT_S0_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1813|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 1649 ], "B1": [ 1650 ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 3087 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3090 ], "S1": [ 3091 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3092 ], "C": [ 1652 ], "D": [ 3086 ], "Z": [ 1646 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_LUT4_D_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000100000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 1653 ], "B": [ 1649 ], "C": [ 1650 ], "D": [ 1654 ], "Z": [ 3092 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3093 ], "LSR": [ "0" ], "Q": [ 1654 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_2_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3094 ], "C": [ 810 ], "D": [ 729 ], "Z": [ 3093 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001111110000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3095 ], "C": [ 1654 ], "D": [ 1646 ], "Z": [ 3094 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3096 ], "CLK": [ 23 ], "DI": [ 3097 ], "LSR": [ "0" ], "Q": [ 1650 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_3_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3098 ], "C": [ 812 ], "D": [ 729 ], "Z": [ 3097 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 3096 ], "CLK": [ 23 ], "DI": [ 3099 ], "LSR": [ "0" ], "Q": [ 1649 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_CE_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 1646 ], "D": [ 729 ], "Z": [ 3096 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100110000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3100 ], "C": [ 790 ], "D": [ 729 ], "Z": [ 3099 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_DI_LUT4_Z_B_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1649 ], "A1": [ 1650 ], "B0": [ "1" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ "1" ], "COUT": [ 3101 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3100 ], "S1": [ 3098 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1654 ], "A1": [ 1653 ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 3101 ], "COUT": [ 3102 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3095 ], "S1": [ 3084 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011001100001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3103 ], "C": [ 847 ], "D": [ 729 ], "Z": [ 3081 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000111111001100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3104 ], "C": [ 3105 ], "D": [ 1646 ], "Z": [ 3103 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_B_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000001111111100" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 1653 ], "C": [ 1654 ], "D": [ 1652 ], "Z": [ 3104 ] } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_C_CCU2C_S0": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 1652 ], "A1": [ "0" ], "B0": [ "0" ], "B1": [ "0" ], "C0": [ "1" ], "C1": [ "1" ], "CIN": [ 3102 ], "COUT": [ 3106 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3105 ], "S1": [ 3107 ] } }, "soc.cpu.trap_LUT4_D": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111001111110101" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 2349 ], "B": [ 1777 ], "C": [ 384 ], "D": [ 3108 ], "Z": [ 2369 ] } }, "soc.cpu.trap_LUT4_D_1": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000011111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 384 ], "D": [ 3108 ], "Z": [ 2340 ] } }, "soc.cpu.trap_LUT4_D_2": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0000000000001111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 384 ], "D": [ 3108 ], "Z": [ 2348 ] } }, "soc.cpu.trap_LUT4_D_2_Z_LUT4_B": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1100000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 2348 ], "C": [ 2372 ], "D": [ 1761 ], "Z": [ 2373 ] } }, "soc.cpu.trap_LUT4_D_A_LUT4_Z": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1111000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:84.33-85.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ "0" ], "C": [ 2344 ], "D": [ 2342 ], "Z": [ 2349 ] } }, "soc.cpu.trap_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET", "SRMODE": "LSR_OVER_CE" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:22.165-22.217" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 751 ], "LSR": [ 384 ], "Q": [ 3108 ] } }, "soc.led_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:74.5-76.37|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2391 ], "CLK": [ 23 ], "DI": [ 2374 ], "LSR": [ "0" ], "Q": [ 42 ] } }, "soc.led_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:74.5-76.37|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2391 ], "CLK": [ 23 ], "DI": [ 2375 ], "LSR": [ "0" ], "Q": [ 40 ] } }, "soc.led_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:74.5-76.37|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2391 ], "CLK": [ 23 ], "DI": [ 2376 ], "LSR": [ "0" ], "Q": [ 38 ] } }, "soc.led_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:74.5-76.37|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2391 ], "CLK": [ 23 ], "DI": [ 2377 ], "LSR": [ "0" ], "Q": [ 36 ] } }, "soc.led_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:74.5-76.37|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2391 ], "CLK": [ 23 ], "DI": [ 2378 ], "LSR": [ "0" ], "Q": [ 34 ] } }, "soc.led_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:74.5-76.37|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2391 ], "CLK": [ 23 ], "DI": [ 2379 ], "LSR": [ "0" ], "Q": [ 32 ] } }, "soc.led_TRELLIS_FF_Q_6": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:74.5-76.37|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2391 ], "CLK": [ 23 ], "DI": [ 2380 ], "LSR": [ "0" ], "Q": [ 30 ] } }, "soc.led_TRELLIS_FF_Q_7": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "CE", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:74.5-76.37|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:8.140-8.202" }, "port_directions": { "CE": "input", "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CE": [ 2391 ], "CLK": [ 23 ], "DI": [ 2381 ], "LSR": [ "0" ], "Q": [ 28 ] } }, "soc.reset_cnt_LUT4_A": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "1000000000000000" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:93.32-94.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ 3109 ], "B": [ 3110 ], "C": [ 3111 ], "D": [ 3112 ], "Z": [ 3113 ] } }, "soc.reset_cnt_LUT4_C": { "hide_name": 0, "type": "LUT4", "parameters": { "INIT": "0011111111111111" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:89.33-90.56" }, "port_directions": { "A": "input", "B": "input", "C": "input", "D": "input", "Z": "output" }, "connections": { "A": [ "0" ], "B": [ 3113 ], "C": [ 3114 ], "D": [ 3115 ], "Z": [ 384 ] } }, "soc.reset_cnt_TRELLIS_FF_Q": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:35.2-37.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3116 ], "LSR": [ "0" ], "Q": [ 3112 ] } }, "soc.reset_cnt_TRELLIS_FF_Q_1": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:35.2-37.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3117 ], "LSR": [ "0" ], "Q": [ 3111 ] } }, "soc.reset_cnt_TRELLIS_FF_Q_2": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:35.2-37.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3118 ], "LSR": [ "0" ], "Q": [ 3110 ] } }, "soc.reset_cnt_TRELLIS_FF_Q_3": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:35.2-37.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3119 ], "LSR": [ "0" ], "Q": [ 3109 ] } }, "soc.reset_cnt_TRELLIS_FF_Q_4": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:35.2-37.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3120 ], "LSR": [ "0" ], "Q": [ 3115 ] } }, "soc.reset_cnt_TRELLIS_FF_Q_5": { "hide_name": 0, "type": "TRELLIS_FF", "parameters": { "CEMUX": "1 ", "CLKMUX": "CLK", "GSR": "DISABLED", "LSRMUX": "LSR", "REGSET": "RESET" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:35.2-37.5|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/cells_map.v:2.134-2.188" }, "port_directions": { "CLK": "input", "DI": "input", "LSR": "input", "Q": "output" }, "connections": { "CLK": [ 23 ], "DI": [ 3121 ], "LSR": [ "0" ], "Q": [ 3114 ] } }, "soc.reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:36|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3111 ], "B1": [ 3112 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3122 ], "COUT": [ 3123 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3117 ], "S1": [ 3116 ] } }, "soc.reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S1_1": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:36|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ "0" ], "A1": [ "0" ], "B0": [ 3109 ], "B1": [ 3110 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ 3124 ], "COUT": [ 3122 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3119 ], "S1": [ 3118 ] } }, "soc.reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S1_2": { "hide_name": 0, "type": "CCU2C", "parameters": { "INIT0": "1001011010101010", "INIT1": "1001011010101010", "INJECT1_0": "NO", "INJECT1_1": "NO" }, "attributes": { "module_not_derived": "00000000000000000000000000000001", "src": "io_wrapper.v:40.9-43.2|attosoc.v:36|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:64.7-70.4" }, "port_directions": { "A0": "input", "A1": "input", "B0": "input", "B1": "input", "C0": "input", "C1": "input", "CIN": "input", "COUT": "output", "D0": "input", "D1": "input", "S0": "output", "S1": "output" }, "connections": { "A0": [ 384 ], "A1": [ "0" ], "B0": [ 3114 ], "B1": [ 3115 ], "C0": [ "0" ], "C1": [ "0" ], "CIN": [ "0" ], "COUT": [ 3124 ], "D0": [ "1" ], "D1": [ "1" ], "S0": [ 3121 ], "S1": [ 3120 ] } } }, "netnames": { "clk": { "hide_name": 0, "bits": [ 12 ], "attributes": { "src": "io_wrapper.v:7.6-7.9" } }, "clk_pin": { "hide_name": 0, "bits": [ 2 ], "attributes": { "src": "io_wrapper.v:2.8-2.15" } }, "clken_pin": { "hide_name": 0, "bits": [ 11 ], "attributes": { "src": "io_wrapper.v:4.16-4.25" } }, "divclk": { "hide_name": 0, "bits": [ 19, 20, 13, 14, 23 ], "attributes": { "src": "io_wrapper.v:10.11-10.17" } }, "divclk_CCU2C_B0_COUT": { "hide_name": 0, "bits": [ "0", 19, 15, 3125, 16, 3126 ], "attributes": { "src": "io_wrapper.v:13|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "3 5" } }, "divclk_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 21, 22, 17, 18, 25 ], "attributes": { "src": "io_wrapper.v:12.1-13.29" } }, "divclk_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 15, 3127, 16, 3128, 24, 3129 ], "attributes": { "src": "io_wrapper.v:13|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 4 5" } }, "divclk_TRELLIS_FF_Q_DI_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 22, 3130, 18, 3131, 26, 3132 ], "attributes": { "src": "io_wrapper.v:13|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29", "unused_bits": "1 3 4 5" } }, "led": { "hide_name": 0, "bits": [ 28, 30, 32, 34, 36, 38, 40, 42 ], "attributes": { "src": "io_wrapper.v:8.12-8.15" } }, "led_buf_0_I": { "hide_name": 0, "bits": [ 27 ], "attributes": { "src": "io_wrapper.v:20" } }, "led_buf_1_I": { "hide_name": 0, "bits": [ 29 ], "attributes": { "src": "io_wrapper.v:22" } }, "led_buf_2_I": { "hide_name": 0, "bits": [ 31 ], "attributes": { "src": "io_wrapper.v:24" } }, "led_buf_3_I": { "hide_name": 0, "bits": [ 33 ], "attributes": { "src": "io_wrapper.v:26" } }, "led_buf_4_I": { "hide_name": 0, "bits": [ 35 ], "attributes": { "src": "io_wrapper.v:28" } }, "led_buf_5_I": { "hide_name": 0, "bits": [ 37 ], "attributes": { "src": "io_wrapper.v:30" } }, "led_buf_6_I": { "hide_name": 0, "bits": [ 39 ], "attributes": { "src": "io_wrapper.v:32" } }, "led_buf_7_I": { "hide_name": 0, "bits": [ 41 ], "attributes": { "src": "io_wrapper.v:34" } }, "led_pin": { "hide_name": 0, "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ], "attributes": { "src": "io_wrapper.v:3.15-3.22" } }, "soc.clk": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:28.8-28.11" } }, "soc.cpu.alu_out": { "hide_name": 0, "bits": [ 280, 270, 253, 246, 238, 232, 224, 218, 210, 204, 191, 182, 161, 141, 131, 115, 105, 97, 86, 79, 67, 54, 342, 333, 323, 315, 304, 295, 267, 179, 51, 47 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1199.13-1199.20" } }, "soc.cpu.alu_out_LUT4_Z_10_C": { "hide_name": 0, "bits": [ 52 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_10_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 55 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_10_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 56 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_10_D": { "hide_name": 0, "bits": [ 53 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_10_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 61 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_11_B": { "hide_name": 0, "bits": [ 64 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_11_C": { "hide_name": 0, "bits": [ 65 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_11_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 70 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_11_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 71 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_11_D": { "hide_name": 0, "bits": [ 66 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_12_B": { "hide_name": 0, "bits": [ 76 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_12_C": { "hide_name": 0, "bits": [ 77 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_12_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 82 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_12_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 83 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_12_D": { "hide_name": 0, "bits": [ 78 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_13_C": { "hide_name": 0, "bits": [ 84 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_13_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 87 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_13_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 88 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_13_D": { "hide_name": 0, "bits": [ 85 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_13_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 93 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_14_B": { "hide_name": 0, "bits": [ 94 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_14_C": { "hide_name": 0, "bits": [ 95 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_14_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 100 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_14_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 101 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_14_D": { "hide_name": 0, "bits": [ 96 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_15_B": { "hide_name": 0, "bits": [ 102 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_15_C": { "hide_name": 0, "bits": [ 103 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_15_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 108 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_15_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 109 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_15_D": { "hide_name": 0, "bits": [ 104 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_16_B": { "hide_name": 0, "bits": [ 112 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_16_B_LUT4_A_D": { "hide_name": 0, "bits": [ 118 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_16_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 119 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_16_C": { "hide_name": 0, "bits": [ 113 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_16_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 126 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_16_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 127 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_16_D": { "hide_name": 0, "bits": [ 114 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_17_B": { "hide_name": 0, "bits": [ 128 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_17_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 132 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_17_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 133 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_17_C": { "hide_name": 0, "bits": [ 129 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_17_D": { "hide_name": 0, "bits": [ 130 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_18_B": { "hide_name": 0, "bits": [ 138 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_18_B_LUT4_A_C": { "hide_name": 0, "bits": [ 143 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_18_B_LUT4_A_D": { "hide_name": 0, "bits": [ 144 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_18_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 145 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_18_C": { "hide_name": 0, "bits": [ 139 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_18_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 156 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_18_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 157 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_18_D": { "hide_name": 0, "bits": [ 140 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_19_B": { "hide_name": 0, "bits": [ 158 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_19_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 165 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_19_C": { "hide_name": 0, "bits": [ 159 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_19_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 168 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_19_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 169 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_19_D": { "hide_name": 0, "bits": [ 160 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_1_B": { "hide_name": 0, "bits": [ 48 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 49 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_1_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 174 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_1_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 175 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_1_D": { "hide_name": 0, "bits": [ 50 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_20_C": { "hide_name": 0, "bits": [ 180 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_20_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 183 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_20_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 184 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_20_D": { "hide_name": 0, "bits": [ 181 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_20_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 187 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_21_B": { "hide_name": 0, "bits": [ 188 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_21_B_LUT4_A_D": { "hide_name": 0, "bits": [ 194 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_21_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 195 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_21_C": { "hide_name": 0, "bits": [ 189 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_21_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 198 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_21_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 199 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_21_D": { "hide_name": 0, "bits": [ 190 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_22_C": { "hide_name": 0, "bits": [ 202 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_22_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 205 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_22_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 206 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_22_D": { "hide_name": 0, "bits": [ 203 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_22_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 207 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_23_C": { "hide_name": 0, "bits": [ 208 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_23_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 211 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_23_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 212 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_23_D": { "hide_name": 0, "bits": [ 209 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_23_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 215 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_24_C": { "hide_name": 0, "bits": [ 216 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_24_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 219 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_24_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 220 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_24_D": { "hide_name": 0, "bits": [ 217 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_24_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 221 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_25_C": { "hide_name": 0, "bits": [ 222 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_25_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 225 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_25_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 226 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_25_D": { "hide_name": 0, "bits": [ 223 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_25_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 229 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_26_C": { "hide_name": 0, "bits": [ 230 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_26_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 233 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_26_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 234 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_26_D": { "hide_name": 0, "bits": [ 231 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_26_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 235 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_27_C": { "hide_name": 0, "bits": [ 236 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_27_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 239 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_27_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 240 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_27_D": { "hide_name": 0, "bits": [ 237 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_27_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 243 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_28_B": { "hide_name": 0, "bits": [ 162 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_28_C": { "hide_name": 0, "bits": [ 244 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_28_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 249 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_28_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 250 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_28_D": { "hide_name": 0, "bits": [ 245 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_29_B": { "hide_name": 0, "bits": [ 142 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_29_C": { "hide_name": 0, "bits": [ 251 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_29_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 256 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_29_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 257 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_29_D": { "hide_name": 0, "bits": [ 252 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_2_B": { "hide_name": 0, "bits": [ 176 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_2_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 163 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_2_C": { "hide_name": 0, "bits": [ 177 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_2_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 262 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_2_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 263 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_2_D": { "hide_name": 0, "bits": [ 178 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_30_C": { "hide_name": 0, "bits": [ 268 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_30_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 271 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_30_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 272 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_30_D": { "hide_name": 0, "bits": [ 269 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_30_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 275 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_31_C": { "hide_name": 0, "bits": [ 278 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_31_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 281 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_31_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 282 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_31_D": { "hide_name": 0, "bits": [ 279 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_31_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 283 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_3_B": { "hide_name": 0, "bits": [ 264 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_3_C": { "hide_name": 0, "bits": [ 265 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_3_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 286 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_3_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 287 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_3_D": { "hide_name": 0, "bits": [ 266 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_4_B": { "hide_name": 0, "bits": [ 292 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_4_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 297 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_4_C": { "hide_name": 0, "bits": [ 293 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_4_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 300 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_4_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 301 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_4_D": { "hide_name": 0, "bits": [ 294 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_5_C": { "hide_name": 0, "bits": [ 302 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_5_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 305 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_5_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 306 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_5_D": { "hide_name": 0, "bits": [ 303 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_5_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 311 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_6_B": { "hide_name": 0, "bits": [ 312 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_6_C": { "hide_name": 0, "bits": [ 313 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_6_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 318 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_6_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 319 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_6_D": { "hide_name": 0, "bits": [ 314 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_7_B": { "hide_name": 0, "bits": [ 320 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_7_B_LUT4_B_Z": { "hide_name": 0, "bits": [ 164 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_7_C": { "hide_name": 0, "bits": [ 321 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_7_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 326 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_7_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 327 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_7_D": { "hide_name": 0, "bits": [ 322 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_8_B": { "hide_name": 0, "bits": [ 330 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_8_B_LUT4_B_D": { "hide_name": 0, "bits": [ 334 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_8_B_LUT4_B_Z": { "hide_name": 0, "bits": [ 335 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_8_C": { "hide_name": 0, "bits": [ 331 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_8_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 338 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_8_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 339 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_8_D": { "hide_name": 0, "bits": [ 332 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_9_C": { "hide_name": 0, "bits": [ 340 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_9_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 343 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_9_C_LUT4_Z_A_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ "0", 3133, 258, 3134, 241, 3135, 227, 3136, 213, 3137, 200, 3138, 170, 3139, 136, 3140, 110, 3141, 91, 3142, 72, 3143, 73, 3144, 328, 3145, 309, 3146, 288, 3147, 289, 3148 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" } }, "soc.cpu.alu_out_LUT4_Z_9_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 344 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218" } }, "soc.cpu.alu_out_LUT4_Z_9_C_LUT4_Z_B_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ "1", 3149, 259, 3150, 242, 3151, 228, 3152, 214, 3153, 201, 3154, 171, 3155, 137, 3156, 111, 3157, 92, 3158, 74, 3159, 75, 3160, 329, 3161, 310, 3162, 290, 3163, 291, 3164 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" } }, "soc.cpu.alu_out_LUT4_Z_9_D": { "hide_name": 0, "bits": [ 341 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.alu_out_LUT4_Z_9_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 345 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_B": { "hide_name": 0, "bits": [ 44 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 296 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_C": { "hide_name": 0, "bits": [ 45 ], "attributes": { } }, "soc.cpu.alu_out_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 348 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_C_LUT4_Z_A_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 258, 3165, 241, 3166, 227, 3167, 213, 3168, 200, 3169, 170, 3170, 136, 3171, 110, 3172, 91, 3173, 72, 3174, 73, 3175, 328, 3176, 309, 3177, 288, 3178, 289, 3179, 350, 3180 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 30 31" } }, "soc.cpu.alu_out_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 349 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.alu_out_LUT4_Z_D": { "hide_name": 0, "bits": [ 46 ], "attributes": { } }, "soc.cpu.alu_out_q": { "hide_name": 0, "bits": [ 376, 375, 373, 372, 371, 370, 369, 368, 367, 366, 365, 364, 362, 361, 360, 359, 358, 357, 356, 355, 354, 353, 382, 381, 380, 379, 378, 377, 374, 363, 352, 351 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1199.22-1199.31" } }, "soc.cpu.clk": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:85.8-85.11" } }, "soc.cpu.compressed_instr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:644.6-644.22" } }, "soc.cpu.count_cycle": { "hide_name": 0, "bits": [ 505, 503, 501, 499, 495, 493, 491, 489, 487, 485, 483, 481, 479, 477, 473, 471, 469, 467, 465, 463, 461, 459, 457, 455, 451, 449, 447, 445, 443, 441, 439, 437, 435, 433, 429, 427, 425, 423, 421, 419, 417, 415, 413, 411, 407, 405, 403, 401, 399, 397, 395, 393, 391, 389, 511, 509, 507, 497, 475, 453, 431, 409, 387, 385 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:158.13-158.24" } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_9_DI": { "hide_name": 0, "bits": [ 504, 502, 500, 498, 494, 492, 490, 488, 486, 484, 482, 480, 478, 476, 472, 470, 468, 466, 464, 462, 460, 458, 456, 454, 450, 448, 446, 444, 442, 440, 438, 436, 434, 432, 428, 426, 424, 422, 420, 418, 416, 414, 412, 410, 406, 404, 402, 400, 398, 396, 394, 392, 390, 388, 510, 508, 506, 496, 474, 452, 430, 408, 386, 383 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405" } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 502, 3181, 498, 3182, 492, 3183, 488, 3184, 484, 3185, 480, 3186, 476, 3187, 470, 3188, 466, 3189, 462, 3190, 458, 3191, 454, 3192, 448, 3193, 444, 3194, 440, 3195, 436, 3196, 432, 3197, 426, 3198, 422, 3199, 418, 3200, 414, 3201, 410, 3202, 404, 3203, 400, 3204, 396, 3205, 392, 3206, 388, 3207, 508, 3208, 496, 3209, 452, 3210, 408, 3211, 383, 3212 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63" } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_2_COUT": { "hide_name": 0, "bits": [ 528, 3213, 529, 3214, 514, 3215, 512, 3216, 513, 3217, 538, 3218, 537, 3219, 536, 3220, 535, 3221, 534, 3222, 533, 3223, 532, 3224, 531, 3225, 530, 3226, 525, 3227, 524, 3228, 523, 3229, 522, 3230, 521, 3231, 520, 3232, 519, 3233, 518, 3234, 517, 3235, 515, 3236, 516, 3237, 543, 3238, 542, 3239, 541, 3240, 540, 3241, 539, 3242, 526, 3243, 527, 3244 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 62 63" } }, "soc.cpu.count_cycle_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ "0", 505, 528, 3245, 529, 3246, 514, 3247, 512, 3248, 513, 3249, 538, 3250, 537, 3251, 536, 3252, 535, 3253, 534, 3254, 533, 3255, 532, 3256, 531, 3257, 530, 3258, 525, 3259, 524, 3260, 523, 3261, 522, 3262, 521, 3263, 520, 3264, 519, 3265, 518, 3266, 517, 3267, 515, 3268, 516, 3269, 543, 3270, 542, 3271, 541, 3272, 540, 3273, 539, 3274, 526, 3275 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1405|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63" } }, "soc.cpu.count_instr": { "hide_name": 0, "bits": [ 666, 664, 662, 660, 656, 654, 652, 650, 648, 646, 644, 642, 640, 638, 634, 632, 630, 628, 626, 624, 622, 620, 618, 616, 612, 610, 608, 606, 604, 602, 600, 598, 596, 594, 590, 588, 586, 584, 582, 580, 578, 576, 574, 572, 568, 566, 564, 562, 560, 558, 556, 554, 552, 550, 672, 670, 668, 658, 636, 614, 592, 570, 548, 546 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:158.26-158.37" } }, "soc.cpu.count_instr_TRELLIS_FF_Q_9_DI": { "hide_name": 0, "bits": [ 665, 663, 661, 659, 655, 653, 651, 649, 647, 645, 643, 641, 639, 637, 633, 631, 629, 627, 625, 623, 621, 619, 617, 615, 611, 609, 607, 605, 603, 601, 599, 597, 595, 593, 589, 587, 585, 583, 581, 579, 577, 575, 573, 571, 567, 565, 563, 561, 559, 557, 555, 553, 551, 549, 671, 669, 667, 657, 635, 613, 591, 569, 547, 545 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542" } }, "soc.cpu.count_instr_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 544 ], "attributes": { } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 663, 3276, 659, 3277, 653, 3278, 649, 3279, 645, 3280, 641, 3281, 637, 3282, 631, 3283, 627, 3284, 623, 3285, 619, 3286, 615, 3287, 609, 3288, 605, 3289, 601, 3290, 597, 3291, 593, 3292, 587, 3293, 583, 3294, 579, 3295, 575, 3296, 571, 3297, 565, 3298, 561, 3299, 557, 3300, 553, 3301, 549, 3302, 669, 3303, 657, 3304, 613, 3305, 569, 3306, 545, 3307 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63" } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_2_COUT": { "hide_name": 0, "bits": [ 691, 3308, 692, 3309, 677, 3310, 675, 3311, 676, 3312, 701, 3313, 700, 3314, 699, 3315, 698, 3316, 697, 3317, 696, 3318, 695, 3319, 694, 3320, 693, 3321, 688, 3322, 687, 3323, 686, 3324, 685, 3325, 684, 3326, 683, 3327, 682, 3328, 681, 3329, 680, 3330, 678, 3331, 679, 3332, 706, 3333, 705, 3334, 704, 3335, 703, 3336, 702, 3337, 689, 3338, 690, 3339 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 62 63" } }, "soc.cpu.count_instr_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ "0", 666, 691, 3340, 692, 3341, 677, 3342, 675, 3343, 676, 3344, 701, 3345, 700, 3346, 699, 3347, 698, 3348, 697, 3349, 696, 3350, 695, 3351, 694, 3352, 693, 3353, 688, 3354, 687, 3355, 686, 3356, 685, 3357, 684, 3358, 683, 3359, 682, 3360, 681, 3361, 680, 3362, 678, 3363, 679, 3364, 706, 3365, 705, 3366, 704, 3367, 703, 3368, 702, 3369, 689, 3370 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1542|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63" } }, "soc.cpu.cpu_state": { "hide_name": 0, "bits": [ 751, 674, 731, 735, 729, 710, 708 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 709 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 712 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 713 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 719 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_1_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 714 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 728 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_2_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 730 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 734 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_3_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 736 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 737 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 738 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_4_DI": { "hide_name": 0, "bits": [ 741 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 743 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_5_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 744 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 746 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 747 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI": { "hide_name": 0, "bits": [ 750 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 752 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 753 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_C": { "hide_name": 0, "bits": [ 755 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 711 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 754 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 758 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 707 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 727 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 763 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 764 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 726 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_LUT4_C_Z": { "hide_name": 0, "bits": [ 765 ], "attributes": { } }, "soc.cpu.cpu_state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 768 ], "attributes": { } }, "soc.cpu.cpuregs.clk": { "hide_name": 0, "bits": [ 23 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1348.15-1357.3|attosoc.v:112.8-112.11" } }, "soc.cpu.cpuregs.raddr1": { "hide_name": 0, "bits": [ 795, 796, 797, 798, 766, "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1348.15-1357.3|attosoc.v:114.14-114.20" } }, "soc.cpu.cpuregs.raddr2": { "hide_name": 0, "bits": [ 777, 778, 779, 780, 815, "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1348.15-1357.3|attosoc.v:115.14-115.20" } }, "soc.cpu.cpuregs.regs.0.0.0_DO": { "hide_name": 0, "bits": [ 776 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.0.0_DO_1": { "hide_name": 0, "bits": [ 775 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.0.0_DO_2": { "hide_name": 0, "bits": [ 774 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.0.0_DO_3": { "hide_name": 0, "bits": [ 773 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.0.0_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 789 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.0.0.1_DO": { "hide_name": 0, "bits": [ 794 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.0.1_DO_1": { "hide_name": 0, "bits": [ 793 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.0.1_DO_2": { "hide_name": 0, "bits": [ 792 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.0.1_DO_3": { "hide_name": 0, "bits": [ 791 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.0.1_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 802 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.0.1_DO_3_LUT4_A_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 804 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.0_DO": { "hide_name": 0, "bits": [ 807 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.0_DO_1": { "hide_name": 0, "bits": [ 806 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.0_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 809 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.0.1.0_DO_2": { "hide_name": 0, "bits": [ 805 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.0_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 811 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.0.1.0_DO_3": { "hide_name": 0, "bits": [ 786 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.0_DO_LUT4_A_C": { "hide_name": 0, "bits": [ 787 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1363" } }, "soc.cpu.cpuregs.regs.0.1.0_DO_LUT4_A_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 814 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.0_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 813 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.0.1.1_DO": { "hide_name": 0, "bits": [ 819 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.1_DO_1": { "hide_name": 0, "bits": [ 818 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.1_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 820 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.1_DO_2": { "hide_name": 0, "bits": [ 817 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.1_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 823 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.1_DO_2_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 824 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.0.1.1_DO_3": { "hide_name": 0, "bits": [ 799 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.1_DO_LUT4_A_C": { "hide_name": 0, "bits": [ 800 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.1_DO_LUT4_A_D": { "hide_name": 0, "bits": [ 801 ], "attributes": { } }, "soc.cpu.cpuregs.regs.0.1.1_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 825 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.0.0_DO": { "hide_name": 0, "bits": [ 835 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.0.0_DO_1": { "hide_name": 0, "bits": [ 834 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.0.0_DO_2": { "hide_name": 0, "bits": [ 833 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.0.0_DO_3": { "hide_name": 0, "bits": [ 832 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.0.1_DO": { "hide_name": 0, "bits": [ 839 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.0.1_DO_1": { "hide_name": 0, "bits": [ 838 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.0.1_DO_2": { "hide_name": 0, "bits": [ 837 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.0.1_DO_3": { "hide_name": 0, "bits": [ 836 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.0_DO": { "hide_name": 0, "bits": [ 843 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.0_DO_1": { "hide_name": 0, "bits": [ 842 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.0_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 844 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.1.1.0_DO_2": { "hide_name": 0, "bits": [ 841 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.0_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 845 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.1.1.0_DO_3": { "hide_name": 0, "bits": [ 840 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.0_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 846 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.1.1.0_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 848 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.1.1.1_DO": { "hide_name": 0, "bits": [ 852 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.1_DO_1": { "hide_name": 0, "bits": [ 851 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.1_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 853 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.1_DO_1_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 855 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.1.1.1_DO_2": { "hide_name": 0, "bits": [ 850 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.1_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 856 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.1_DO_2_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 858 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.1.1.1_DO_3": { "hide_name": 0, "bits": [ 849 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.1_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 859 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.1_DO_3_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 861 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.1.1.1_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 862 ], "attributes": { } }, "soc.cpu.cpuregs.regs.1.1.1_DO_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 864 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.2.0.0_DO": { "hide_name": 0, "bits": [ 872 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.0.0_DO_1": { "hide_name": 0, "bits": [ 871 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.0.0_DO_2": { "hide_name": 0, "bits": [ 870 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.0.0_DO_3": { "hide_name": 0, "bits": [ 869 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.0.1_DO": { "hide_name": 0, "bits": [ 876 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.0.1_DO_1": { "hide_name": 0, "bits": [ 875 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.0.1_DO_2": { "hide_name": 0, "bits": [ 874 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.0.1_DO_3": { "hide_name": 0, "bits": [ 873 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.0_DO": { "hide_name": 0, "bits": [ 880 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.0_DO_1": { "hide_name": 0, "bits": [ 879 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.0_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 881 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.2.1.0_DO_2": { "hide_name": 0, "bits": [ 878 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.0_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 882 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.2.1.0_DO_3": { "hide_name": 0, "bits": [ 877 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.0_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 883 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.2.1.0_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 884 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.2.1.1_DO": { "hide_name": 0, "bits": [ 888 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.1_DO_1": { "hide_name": 0, "bits": [ 887 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.1_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 889 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.1_DO_1_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 891 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.2.1.1_DO_2": { "hide_name": 0, "bits": [ 886 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.1_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 892 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.1_DO_2_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 894 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.2.1.1_DO_3": { "hide_name": 0, "bits": [ 885 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.1_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 895 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.1_DO_3_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 897 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.2.1.1_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 898 ], "attributes": { } }, "soc.cpu.cpuregs.regs.2.1.1_DO_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 900 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.3.0.0_DO": { "hide_name": 0, "bits": [ 908 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.0.0_DO_1": { "hide_name": 0, "bits": [ 907 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.0.0_DO_2": { "hide_name": 0, "bits": [ 906 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.0.0_DO_3": { "hide_name": 0, "bits": [ 905 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.0.1_DO": { "hide_name": 0, "bits": [ 912 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.0.1_DO_1": { "hide_name": 0, "bits": [ 911 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.0.1_DO_2": { "hide_name": 0, "bits": [ 910 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.0.1_DO_3": { "hide_name": 0, "bits": [ 909 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.0_DO": { "hide_name": 0, "bits": [ 916 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.0_DO_1": { "hide_name": 0, "bits": [ 915 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.0_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 917 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.3.1.0_DO_2": { "hide_name": 0, "bits": [ 914 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.0_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 918 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.3.1.0_DO_3": { "hide_name": 0, "bits": [ 913 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.0_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 919 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.3.1.0_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 920 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.3.1.1_DO": { "hide_name": 0, "bits": [ 924 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.1_DO_1": { "hide_name": 0, "bits": [ 923 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.1_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 925 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.1_DO_1_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 927 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.3.1.1_DO_2": { "hide_name": 0, "bits": [ 922 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.1_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 930 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.1_DO_2_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 932 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.3.1.1_DO_3": { "hide_name": 0, "bits": [ 921 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.1_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 933 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.1_DO_3_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 935 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.3.1.1_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 936 ], "attributes": { } }, "soc.cpu.cpuregs.regs.3.1.1_DO_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 938 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.4.0.0_DO": { "hide_name": 0, "bits": [ 946 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.0.0_DO_1": { "hide_name": 0, "bits": [ 945 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.0.0_DO_2": { "hide_name": 0, "bits": [ 944 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.0.0_DO_3": { "hide_name": 0, "bits": [ 943 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.0.1_DO": { "hide_name": 0, "bits": [ 950 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.0.1_DO_1": { "hide_name": 0, "bits": [ 949 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.0.1_DO_2": { "hide_name": 0, "bits": [ 948 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.0.1_DO_3": { "hide_name": 0, "bits": [ 947 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.0_DO": { "hide_name": 0, "bits": [ 954 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.0_DO_1": { "hide_name": 0, "bits": [ 953 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.0_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 955 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.4.1.0_DO_2": { "hide_name": 0, "bits": [ 952 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.0_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 956 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.4.1.0_DO_3": { "hide_name": 0, "bits": [ 951 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.0_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 957 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.4.1.0_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 958 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.4.1.1_DO": { "hide_name": 0, "bits": [ 962 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.1_DO_1": { "hide_name": 0, "bits": [ 961 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.1_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 963 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.1_DO_1_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 965 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.4.1.1_DO_2": { "hide_name": 0, "bits": [ 960 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.1_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 966 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.1_DO_3": { "hide_name": 0, "bits": [ 959 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.1_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 969 ], "attributes": { } }, "soc.cpu.cpuregs.regs.4.1.1_DO_3_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 971 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.4.1.1_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 972 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.0.0_DO": { "hide_name": 0, "bits": [ 982 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.0.0_DO_1": { "hide_name": 0, "bits": [ 981 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.0.0_DO_2": { "hide_name": 0, "bits": [ 980 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.0.0_DO_3": { "hide_name": 0, "bits": [ 979 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.0.1_DO": { "hide_name": 0, "bits": [ 986 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.0.1_DO_1": { "hide_name": 0, "bits": [ 985 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.0.1_DO_2": { "hide_name": 0, "bits": [ 984 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.0.1_DO_3": { "hide_name": 0, "bits": [ 983 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.0_DO": { "hide_name": 0, "bits": [ 990 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.0_DO_1": { "hide_name": 0, "bits": [ 989 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.0_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 991 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.5.1.0_DO_2": { "hide_name": 0, "bits": [ 988 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.0_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 992 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.5.1.0_DO_3": { "hide_name": 0, "bits": [ 987 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.0_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 993 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.5.1.0_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 994 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.5.1.1_DO": { "hide_name": 0, "bits": [ 998 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.1_DO_1": { "hide_name": 0, "bits": [ 997 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.1_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 999 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.1_DO_1_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1001 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.5.1.1_DO_2": { "hide_name": 0, "bits": [ 996 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.1_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 1002 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.1_DO_2_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1004 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.5.1.1_DO_3": { "hide_name": 0, "bits": [ 995 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.1_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 1005 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.1_DO_3_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1007 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.5.1.1_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 1008 ], "attributes": { } }, "soc.cpu.cpuregs.regs.5.1.1_DO_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1010 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.6.0.0_DO": { "hide_name": 0, "bits": [ 1019 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.0.0_DO_1": { "hide_name": 0, "bits": [ 1018 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.0.0_DO_2": { "hide_name": 0, "bits": [ 1017 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.0.0_DO_3": { "hide_name": 0, "bits": [ 1016 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.0.1_DO": { "hide_name": 0, "bits": [ 1023 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.0.1_DO_1": { "hide_name": 0, "bits": [ 1022 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.0.1_DO_2": { "hide_name": 0, "bits": [ 1021 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.0.1_DO_3": { "hide_name": 0, "bits": [ 1020 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.0_DO": { "hide_name": 0, "bits": [ 1027 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.0_DO_1": { "hide_name": 0, "bits": [ 1026 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.0_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 1028 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.6.1.0_DO_2": { "hide_name": 0, "bits": [ 1025 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.0_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 1029 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.6.1.0_DO_3": { "hide_name": 0, "bits": [ 1024 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.0_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 1030 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.6.1.0_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 1031 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.6.1.1_DO": { "hide_name": 0, "bits": [ 1035 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.1_DO_1": { "hide_name": 0, "bits": [ 1034 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.1_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 1036 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.1_DO_1_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1038 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.6.1.1_DO_2": { "hide_name": 0, "bits": [ 1033 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.1_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 1039 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.1_DO_2_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1041 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.6.1.1_DO_3": { "hide_name": 0, "bits": [ 1032 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.1_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 1043 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.1_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 1046 ], "attributes": { } }, "soc.cpu.cpuregs.regs.6.1.1_DO_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1048 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.7.0.0_DO": { "hide_name": 0, "bits": [ 1056 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.0.0_DO_1": { "hide_name": 0, "bits": [ 1055 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.0.0_DO_2": { "hide_name": 0, "bits": [ 1054 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.0.0_DO_3": { "hide_name": 0, "bits": [ 1053 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.0.1_DO": { "hide_name": 0, "bits": [ 1060 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.0.1_DO_1": { "hide_name": 0, "bits": [ 1059 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.0.1_DO_2": { "hide_name": 0, "bits": [ 1058 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.0.1_DO_3": { "hide_name": 0, "bits": [ 1057 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.0_DO": { "hide_name": 0, "bits": [ 1064 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.0_DO_1": { "hide_name": 0, "bits": [ 1063 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.0_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 1065 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.7.1.0_DO_2": { "hide_name": 0, "bits": [ 1062 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.0_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 1066 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.7.1.0_DO_3": { "hide_name": 0, "bits": [ 1061 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.0_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 1067 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.7.1.0_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 1068 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1284.13-1284.24" } }, "soc.cpu.cpuregs.regs.7.1.1_DO": { "hide_name": 0, "bits": [ 1072 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.1_DO_1": { "hide_name": 0, "bits": [ 1071 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.1_DO_1_LUT4_A_Z": { "hide_name": 0, "bits": [ 1073 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.1_DO_1_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1075 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.7.1.1_DO_2": { "hide_name": 0, "bits": [ 1070 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.1_DO_2_LUT4_A_Z": { "hide_name": 0, "bits": [ 1076 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.1_DO_2_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1078 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.7.1.1_DO_3": { "hide_name": 0, "bits": [ 1069 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.1_DO_3_LUT4_A_Z": { "hide_name": 0, "bits": [ 1079 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.1_DO_3_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1081 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.regs.7.1.1_DO_LUT4_A_Z": { "hide_name": 0, "bits": [ 1082 ], "attributes": { } }, "soc.cpu.cpuregs.regs.7.1.1_DO_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1084 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.cpuregs.waddr": { "hide_name": 0, "bits": [ 781, 782, 783, 784, 1701, "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1348.15-1357.3|attosoc.v:113.14-113.19" } }, "soc.cpu.cpuregs.wdata": { "hide_name": 0, "bits": [ 769, 770, 771, 772, 828, 829, 830, 831, 865, 866, 867, 868, 901, 902, 903, 904, 939, 940, 941, 942, 975, 976, 977, 978, 1012, 1013, 1014, 1015, 1049, 1050, 1051, 1052 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1348.15-1357.3|attosoc.v:116.15-116.20" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_10_A": { "hide_name": 0, "bits": [ 1091 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_10_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1095 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_10_B": { "hide_name": 0, "bits": [ 1092 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_11_A": { "hide_name": 0, "bits": [ 1098 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_11_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1101 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_11_B": { "hide_name": 0, "bits": [ 1099 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_12_A": { "hide_name": 0, "bits": [ 1103 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_12_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1106 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_12_B": { "hide_name": 0, "bits": [ 1104 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_13_A": { "hide_name": 0, "bits": [ 1110 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_13_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1113 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_13_B": { "hide_name": 0, "bits": [ 1111 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_14_A": { "hide_name": 0, "bits": [ 1115 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_14_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1118 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_14_B": { "hide_name": 0, "bits": [ 1116 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_15_A": { "hide_name": 0, "bits": [ 1121 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_15_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1124 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_15_B": { "hide_name": 0, "bits": [ 1122 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_16_A": { "hide_name": 0, "bits": [ 1126 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_16_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1129 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_16_B": { "hide_name": 0, "bits": [ 1127 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_17_A": { "hide_name": 0, "bits": [ 1132 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_17_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1135 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_17_B": { "hide_name": 0, "bits": [ 1133 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_18_A": { "hide_name": 0, "bits": [ 1137 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_18_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1140 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_18_B": { "hide_name": 0, "bits": [ 1138 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_19_A": { "hide_name": 0, "bits": [ 1143 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_19_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1146 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_19_B": { "hide_name": 0, "bits": [ 1144 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_1_A": { "hide_name": 0, "bits": [ 1089 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_1_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1149 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_1_B": { "hide_name": 0, "bits": [ 1090 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_20_A": { "hide_name": 0, "bits": [ 1153 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_20_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1156 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_20_B": { "hide_name": 0, "bits": [ 1154 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_21_A": { "hide_name": 0, "bits": [ 1159 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_21_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1162 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_21_B": { "hide_name": 0, "bits": [ 1160 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_22_A": { "hide_name": 0, "bits": [ 1164 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_22_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1167 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_22_B": { "hide_name": 0, "bits": [ 1165 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_23_A": { "hide_name": 0, "bits": [ 1170 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_23_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1173 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_23_B": { "hide_name": 0, "bits": [ 1171 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_24_A": { "hide_name": 0, "bits": [ 1175 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_24_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1178 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_24_B": { "hide_name": 0, "bits": [ 1176 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_25_A": { "hide_name": 0, "bits": [ 1181 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_25_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1184 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_25_B": { "hide_name": 0, "bits": [ 1182 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_26_A": { "hide_name": 0, "bits": [ 1186 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_26_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1189 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_26_B": { "hide_name": 0, "bits": [ 1187 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_27_A": { "hide_name": 0, "bits": [ 1192 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_27_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1195 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_27_B": { "hide_name": 0, "bits": [ 1193 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_28_A": { "hide_name": 0, "bits": [ 1197 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_28_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1200 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_28_B": { "hide_name": 0, "bits": [ 1198 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_29_A": { "hide_name": 0, "bits": [ 1203 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_29_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1206 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_29_B": { "hide_name": 0, "bits": [ 1204 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_2_A": { "hide_name": 0, "bits": [ 1151 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_2_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1209 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_2_B": { "hide_name": 0, "bits": [ 1152 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_30_A": { "hide_name": 0, "bits": [ 1215 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_30_B": { "hide_name": 0, "bits": [ 1216 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_31_A": { "hide_name": 0, "bits": [ 1220 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1299" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_3_A": { "hide_name": 0, "bits": [ 1213 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_3_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1223 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_3_B": { "hide_name": 0, "bits": [ 1214 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_4_A": { "hide_name": 0, "bits": [ 1225 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_4_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1228 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_4_B": { "hide_name": 0, "bits": [ 1226 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_5_A": { "hide_name": 0, "bits": [ 1231 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_5_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1234 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_5_B": { "hide_name": 0, "bits": [ 1232 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_6_A": { "hide_name": 0, "bits": [ 1236 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_6_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1239 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_6_B": { "hide_name": 0, "bits": [ 1237 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_7_A": { "hide_name": 0, "bits": [ 1242 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_7_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1245 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_7_B": { "hide_name": 0, "bits": [ 1243 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_8_A": { "hide_name": 0, "bits": [ 1247 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_8_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1250 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_8_B": { "hide_name": 0, "bits": [ 1248 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_9_A": { "hide_name": 0, "bits": [ 1253 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_9_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1256 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_9_B": { "hide_name": 0, "bits": [ 1254 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_A": { "hide_name": 0, "bits": [ 1085 ], "attributes": { } }, "soc.cpu.cpuregs.wdata_LUT4_Z_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 1259 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_B": { "hide_name": 0, "bits": [ 1086 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_B_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 1202, 3371, 1191, 3372, 1180, 3373, 1169, 3374, 1158, 3375, 1142, 3376, 1131, 3377, 1120, 3378, 1108, 3379, 1109, 3380, 1252, 3381, 1241, 3382, 1230, 3383, 1211, 3384, 1212, 3385, 1261, 3386 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 30 31" } }, "soc.cpu.cpuregs.wdata_LUT4_Z_B_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1204, 3387, 1193, 3388, 1182, 3389, 1171, 3390, 1160, 3391, 1144, 3392, 1133, 3393, 1122, 3394, 1111, 3395, 1099, 3396, 1254, 3397, 1243, 3398, 1232, 3399, 1214, 3400, 1090, 3401, 1262, 3402 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 30 31" } }, "soc.cpu.cpuregs_raddr1": { "hide_name": 0, "bits": [ 795, 796, 797, 798, 766, "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1345.13-1345.27" } }, "soc.cpu.cpuregs_raddr2": { "hide_name": 0, "bits": [ 777, 778, 779, 780, 815, "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1346.13-1346.27" } }, "soc.cpu.cpuregs_waddr": { "hide_name": 0, "bits": [ 781, 782, 783, 784, 1701, "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1344.13-1344.26" } }, "soc.cpu.cpuregs_wrdata": { "hide_name": 0, "bits": [ 769, 770, 771, 772, 828, 829, 830, 831, 865, 866, 867, 868, 901, 902, 903, 904, 939, 940, 941, 942, 975, 976, 977, 978, 1012, 1013, 1014, 1015, 1049, 1050, 1051, 1052 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1282.13-1282.27" } }, "soc.cpu.dbg_mem_addr": { "hide_name": 0, "bits": [ 1742, 1741, 1740, 1738, 1736, 1722, 1720, 1734, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1732, 1730, 1728, 1726, 1724, 1748, 1746, 1744 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:169.14-169.26" } }, "soc.cpu.dbg_mem_valid": { "hide_name": 0, "bits": [ 2353 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:166.7-166.20" } }, "soc.cpu.dbg_mem_wdata": { "hide_name": 0, "bits": [ 2381, 2380, 2379, 2378, 2377, 2376, 2375, 2374, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:170.14-170.27" } }, "soc.cpu.dbg_mem_wstrb": { "hide_name": 0, "bits": [ 2388, "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:171.14-171.27" } }, "soc.cpu.decoded_imm": { "hide_name": 0, "bits": [ 1388, 1383, 1372, 1365, 1358, 1354, 1350, 1346, 1342, 1338, 1334, 1327, 1317, 1312, 1307, 1302, 1297, 1292, 1287, 1282, 1277, 1269, 1414, 1410, 1406, 1402, 1398, 1394, 1381, 1325, 1267, 1265 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:639.13-639.24" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_10_DI": { "hide_name": 0, "bits": [ 1268 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_10_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1272 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_11_DI": { "hide_name": 0, "bits": [ 1276 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_11_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1279 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_12_DI": { "hide_name": 0, "bits": [ 1281 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_12_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1284 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_13_DI": { "hide_name": 0, "bits": [ 1286 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_13_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1289 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_14_DI": { "hide_name": 0, "bits": [ 1291 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_14_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1294 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_15_DI": { "hide_name": 0, "bits": [ 1296 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_15_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1299 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_16_DI": { "hide_name": 0, "bits": [ 1301 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_16_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1304 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_17_DI": { "hide_name": 0, "bits": [ 1306 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_17_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1309 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_18_DI": { "hide_name": 0, "bits": [ 1311 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_18_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1314 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_19_DI": { "hide_name": 0, "bits": [ 1316 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_19_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1319 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 1266 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_1_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1322 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_20_DI": { "hide_name": 0, "bits": [ 1326 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_20_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1330 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_21_DI": { "hide_name": 0, "bits": [ 1333 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_22_DI": { "hide_name": 0, "bits": [ 1337 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_23_DI": { "hide_name": 0, "bits": [ 1341 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_24_DI": { "hide_name": 0, "bits": [ 1345 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_25_DI": { "hide_name": 0, "bits": [ 1349 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_26_DI": { "hide_name": 0, "bits": [ 1353 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_26_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1336 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_27_DI": { "hide_name": 0, "bits": [ 1357 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_27_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1360 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1362 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_28_DI": { "hide_name": 0, "bits": [ 1364 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_28_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1367 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1369 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_29_DI": { "hide_name": 0, "bits": [ 1371 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_29_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1374 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1376 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 1324 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_2_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1379 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_30_DI": { "hide_name": 0, "bits": [ 1382 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_30_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1385 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_31_DI": { "hide_name": 0, "bits": [ 1387 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 1328 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_B_LUT4_C_Z": { "hide_name": 0, "bits": [ 1271 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_31_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1389 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 1380 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_3_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1392 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_4_DI": { "hide_name": 0, "bits": [ 1393 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_4_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1396 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 1397 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_5_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1400 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_6_DI": { "hide_name": 0, "bits": [ 1401 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_6_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1404 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_7_DI": { "hide_name": 0, "bits": [ 1405 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_7_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1408 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_8_DI": { "hide_name": 0, "bits": [ 1409 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_8_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1412 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_9_DI": { "hide_name": 0, "bits": [ 1413 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_9_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1416 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1275 ], "attributes": { } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1264 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1100.4-1113.11|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.decoded_imm_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1418 ], "attributes": { } }, "soc.cpu.decoded_imm_uj": { "hide_name": 0, "bits": [ 1390, 1386, 1373, 1366, 1359, 1355, 1351, 1347, 1343, 1339, 1335, 1331, 1320, 1313, 1308, 1303, 1298, 1293, 1288, 1283, 1278, 1270, 1415, 1411, 1407, 1403, 1399, 1395, 1391, 1378, 1321, 1417 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:639.26-639.40" } }, "soc.cpu.decoded_rd": { "hide_name": 0, "bits": [ 1447, 1445, 1443, 1441, 1439 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:638.26-638.36" } }, "soc.cpu.decoded_rs": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1285.26-1285.36" } }, "soc.cpu.decoded_rs1": { "hide_name": 0, "bits": [ 795, 796, 797, 798, 766 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:638.38-638.49" } }, "soc.cpu.decoded_rs1_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 1448 ], "attributes": { } }, "soc.cpu.decoded_rs2": { "hide_name": 0, "bits": [ 777, 778, 779, 780, 815 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:638.51-638.62" } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 1449 ], "attributes": { } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_3_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1450 ], "attributes": { } }, "soc.cpu.decoded_rs2_TRELLIS_FF_Q_3_DI_LUT4_Z_D_TRELLIS_FF_DI_Q": { "hide_name": 0, "bits": [ 788 ], "attributes": { } }, "soc.cpu.decoder_pseudo_trigger": { "hide_name": 0, "bits": [ 1451 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:642.6-642.28" } }, "soc.cpu.decoder_pseudo_trigger_LUT4_C_Z": { "hide_name": 0, "bits": [ 1263 ], "attributes": { } }, "soc.cpu.decoder_pseudo_trigger_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 745 ], "attributes": { } }, "soc.cpu.decoder_trigger": { "hide_name": 0, "bits": [ 673 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:640.6-640.21" } }, "soc.cpu.decoder_trigger_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1453 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.decoder_trigger_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 1454 ], "attributes": { } }, "soc.cpu.do_waitirq": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1197.6-1197.16" } }, "soc.cpu.instr_add": { "hide_name": 0, "bits": [ 1457 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.6-633.15" } }, "soc.cpu.instr_add_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1456 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1049" } }, "soc.cpu.instr_addi": { "hide_name": 0, "bits": [ 1460 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:632.6-632.16" } }, "soc.cpu.instr_addi_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1459 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1038" } }, "soc.cpu.instr_and": { "hide_name": 0, "bits": [ 1462 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.105-633.114" } }, "soc.cpu.instr_and_LUT4_C_Z": { "hide_name": 0, "bits": [ 62 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1256" } }, "soc.cpu.instr_and_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1464 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1058" } }, "soc.cpu.instr_andi": { "hide_name": 0, "bits": [ 1463 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:632.66-632.76" } }, "soc.cpu.instr_andi_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1465 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1043" } }, "soc.cpu.instr_auipc": { "hide_name": 0, "bits": [ 1466 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:629.17-629.28" } }, "soc.cpu.instr_auipc_LUT4_C_Z": { "hide_name": 0, "bits": [ 1274 ], "attributes": { } }, "soc.cpu.instr_auipc_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1468 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_auipc_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1469 ], "attributes": { } }, "soc.cpu.instr_beq": { "hide_name": 0, "bits": [ 1475 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:630.6-630.15" } }, "soc.cpu.instr_beq_LUT4_D_Z": { "hide_name": 0, "bits": [ 1476 ], "attributes": { } }, "soc.cpu.instr_beq_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1477 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1021" } }, "soc.cpu.instr_bge": { "hide_name": 0, "bits": [ 1478 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:630.39-630.48" } }, "soc.cpu.instr_bge_LUT4_A_D": { "hide_name": 0, "bits": [ 1481 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1236" } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1483 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23" } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 1484 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25" } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1485 ], "attributes": { } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1508, 1509, 1513, 1514, 1511, 1512, 1493, 1494, 1490, 1491, 1505, 1506, 1503, 1504, 1500, 1501, 1497, 1498, 1530, 1531, 1528, 1529, 1525, 1526, 1522, 1523, 1519, 1520, 1516, 1517, 1487, 1485 ], "attributes": { "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_4_COUT": { "hide_name": 0, "bits": [ 1486 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23" } }, "soc.cpu.instr_bge_LUT4_A_D_LUT4_Z_D_CCU2C_S1_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ "1", 3149, 1507, 3403, 1510, 3404, 1492, 3405, 1488, 3406, 1489, 3407, 1502, 3408, 1499, 3409, 1495, 3410, 1496, 3411, 1527, 3412, 1524, 3413, 1521, 3414, 1518, 3415, 1515, 3416, 1486, 3417 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1220|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" } }, "soc.cpu.instr_bge_LUT4_A_Z": { "hide_name": 0, "bits": [ 1482 ], "attributes": { } }, "soc.cpu.instr_bge_LUT4_C_Z": { "hide_name": 0, "bits": [ 1534 ], "attributes": { } }, "soc.cpu.instr_bge_LUT4_C_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1538 ], "attributes": { } }, "soc.cpu.instr_bge_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1539 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1024" } }, "soc.cpu.instr_bgeu": { "hide_name": 0, "bits": [ 1532 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:630.62-630.72" } }, "soc.cpu.instr_bgeu_LUT4_B_D": { "hide_name": 0, "bits": [ 1542 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1218|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25" } }, "soc.cpu.instr_bgeu_LUT4_B_Z": { "hide_name": 0, "bits": [ 1480 ], "attributes": { } }, "soc.cpu.instr_bgeu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1543 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1026" } }, "soc.cpu.instr_blt": { "hide_name": 0, "bits": [ 1546 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:630.28-630.37" } }, "soc.cpu.instr_blt_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1547 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1023" } }, "soc.cpu.instr_bltu": { "hide_name": 0, "bits": [ 1550 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:630.50-630.60" } }, "soc.cpu.instr_bltu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1552 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1025" } }, "soc.cpu.instr_bne": { "hide_name": 0, "bits": [ 1533 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:630.17-630.26" } }, "soc.cpu.instr_bne_LUT4_A_C": { "hide_name": 0, "bits": [ 1554 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1234" } }, "soc.cpu.instr_bne_LUT4_A_Z": { "hide_name": 0, "bits": [ 277 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1200.6-1200.15" } }, "soc.cpu.instr_bne_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1555 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1022" } }, "soc.cpu.instr_getq": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:635.6-635.16" } }, "soc.cpu.instr_jal": { "hide_name": 0, "bits": [ 748 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:629.30-629.39" } }, "soc.cpu.instr_jal_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1556 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_jal_TRELLIS_FF_Q_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 1557 ], "attributes": { } }, "soc.cpu.instr_jal_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 1558 ], "attributes": { } }, "soc.cpu.instr_jalr": { "hide_name": 0, "bits": [ 1563 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:629.41-629.51" } }, "soc.cpu.instr_jalr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1564 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_jalr_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1565 ], "attributes": { } }, "soc.cpu.instr_lb": { "hide_name": 0, "bits": [ 1567 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:631.6-631.14" } }, "soc.cpu.instr_lb_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1570 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_lbu": { "hide_name": 0, "bits": [ 1571 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:631.36-631.45" } }, "soc.cpu.instr_lbu_LUT4_A_Z": { "hide_name": 0, "bits": [ 1574 ], "attributes": { } }, "soc.cpu.instr_lbu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1575 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_lh": { "hide_name": 0, "bits": [ 1577 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:631.16-631.24" } }, "soc.cpu.instr_lh_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1579 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_lhu": { "hide_name": 0, "bits": [ 1580 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:631.47-631.56" } }, "soc.cpu.instr_lhu_LUT4_A_Z": { "hide_name": 0, "bits": [ 1582 ], "attributes": { } }, "soc.cpu.instr_lhu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1583 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_lui": { "hide_name": 0, "bits": [ 1467 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:629.6-629.15" } }, "soc.cpu.instr_lui_LUT4_C_Z": { "hide_name": 0, "bits": [ 803 ], "attributes": { } }, "soc.cpu.instr_lui_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1584 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1585 ], "attributes": { } }, "soc.cpu.instr_lui_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1470 ], "attributes": { } }, "soc.cpu.instr_lw": { "hide_name": 0, "bits": [ 1586 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:631.26-631.34" } }, "soc.cpu.instr_lw_LUT4_A_Z": { "hide_name": 0, "bits": [ 1588 ], "attributes": { } }, "soc.cpu.instr_lw_LUT4_A_Z_LUT4_B_Z": { "hide_name": 0, "bits": [ 1536 ], "attributes": { } }, "soc.cpu.instr_lw_LUT4_B_D": { "hide_name": 0, "bits": [ 1590 ], "attributes": { } }, "soc.cpu.instr_lw_LUT4_B_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1452 ], "attributes": { } }, "soc.cpu.instr_lw_LUT4_B_Z": { "hide_name": 0, "bits": [ 1591 ], "attributes": { } }, "soc.cpu.instr_lw_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1592 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_maskirq": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:635.44-635.57" } }, "soc.cpu.instr_or": { "hide_name": 0, "bits": [ 1594 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.95-633.103" } }, "soc.cpu.instr_or_LUT4_C_Z": { "hide_name": 0, "bits": [ 63 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1254" } }, "soc.cpu.instr_or_LUT4_D_Z": { "hide_name": 0, "bits": [ 1595 ], "attributes": { } }, "soc.cpu.instr_or_LUT4_D_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 1598 ], "attributes": { } }, "soc.cpu.instr_or_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1599 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1057" } }, "soc.cpu.instr_ori": { "hide_name": 0, "bits": [ 1474 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:632.55-632.64" } }, "soc.cpu.instr_ori_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1600 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1042" } }, "soc.cpu.instr_rdcycle": { "hide_name": 0, "bits": [ 723 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:634.6-634.19" } }, "soc.cpu.instr_rdcycle_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1601 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_rdcycleh": { "hide_name": 0, "bits": [ 1604 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:634.21-634.35" } }, "soc.cpu.instr_rdcycleh_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1607 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_rdinstr": { "hide_name": 0, "bits": [ 1606 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:634.37-634.50" } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1609 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 1602 ], "attributes": { } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1603 ], "attributes": { } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1610 ], "attributes": { } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1612 ], "attributes": { } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1615 ], "attributes": { } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1616 ], "attributes": { } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1613 ], "attributes": { } }, "soc.cpu.instr_rdinstr_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1614 ], "attributes": { } }, "soc.cpu.instr_rdinstrh": { "hide_name": 0, "bits": [ 1605 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:634.52-634.66" } }, "soc.cpu.instr_rdinstrh_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1624 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_rdinstrh_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1608 ], "attributes": { } }, "soc.cpu.instr_rdinstrh_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1625 ], "attributes": { } }, "soc.cpu.instr_retirq": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:635.30-635.42" } }, "soc.cpu.instr_sb": { "hide_name": 0, "bits": [ 1587 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:631.58-631.66" } }, "soc.cpu.instr_sb_LUT4_D_Z": { "hide_name": 0, "bits": [ 1573 ], "attributes": { } }, "soc.cpu.instr_sb_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1628 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_setq": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:635.18-635.28" } }, "soc.cpu.instr_sh": { "hide_name": 0, "bits": [ 1629 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:631.68-631.76" } }, "soc.cpu.instr_sh_LUT4_D_C": { "hide_name": 0, "bits": [ 1627 ], "attributes": { } }, "soc.cpu.instr_sh_LUT4_D_Z": { "hide_name": 0, "bits": [ 1581 ], "attributes": { } }, "soc.cpu.instr_sh_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1630 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_sll": { "hide_name": 0, "bits": [ 1632 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.28-633.37" } }, "soc.cpu.instr_sll_LUT4_B_Z": { "hide_name": 0, "bits": [ 1597 ], "attributes": { } }, "soc.cpu.instr_sll_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1633 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1051" } }, "soc.cpu.instr_slli": { "hide_name": 0, "bits": [ 1634 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:632.78-632.88" } }, "soc.cpu.instr_slli_LUT4_A_Z": { "hide_name": 0, "bits": [ 1596 ], "attributes": { } }, "soc.cpu.instr_slli_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1636 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_slt": { "hide_name": 0, "bits": [ 1544 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.39-633.48" } }, "soc.cpu.instr_slt_LUT4_A_C": { "hide_name": 0, "bits": [ 1638 ], "attributes": { } }, "soc.cpu.instr_slt_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1640 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1052" } }, "soc.cpu.instr_slti": { "hide_name": 0, "bits": [ 1545 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:632.18-632.28" } }, "soc.cpu.instr_slti_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1641 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1039" } }, "soc.cpu.instr_sltiu": { "hide_name": 0, "bits": [ 1549 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:632.30-632.41" } }, "soc.cpu.instr_sltiu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1642 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1040" } }, "soc.cpu.instr_sltu": { "hide_name": 0, "bits": [ 1548 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.50-633.60" } }, "soc.cpu.instr_sltu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1643 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1053" } }, "soc.cpu.instr_sra": { "hide_name": 0, "bits": [ 1644 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.84-633.93" } }, "soc.cpu.instr_sra_LUT4_A_Z": { "hide_name": 0, "bits": [ 1647 ], "attributes": { } }, "soc.cpu.instr_sra_LUT4_C_B": { "hide_name": 0, "bits": [ 928 ], "attributes": { } }, "soc.cpu.instr_sra_LUT4_C_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1651 ], "attributes": { } }, "soc.cpu.instr_sra_LUT4_C_Z": { "hide_name": 0, "bits": [ 1648 ], "attributes": { } }, "soc.cpu.instr_sra_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1656 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1056" } }, "soc.cpu.instr_sra_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1657 ], "attributes": { } }, "soc.cpu.instr_srai": { "hide_name": 0, "bits": [ 1645 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:632.102-632.112" } }, "soc.cpu.instr_srai_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1660 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_srl": { "hide_name": 0, "bits": [ 1661 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.73-633.82" } }, "soc.cpu.instr_srl_LUT4_B_Z": { "hide_name": 0, "bits": [ 1537 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1823.6-1827.13|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.instr_srl_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1663 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1055" } }, "soc.cpu.instr_srl_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1540 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1024" } }, "soc.cpu.instr_srli": { "hide_name": 0, "bits": [ 1662 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:632.90-632.100" } }, "soc.cpu.instr_srli_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1664 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_srli_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1637 ], "attributes": { } }, "soc.cpu.instr_srli_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1665 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1045" } }, "soc.cpu.instr_srli_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1458 ], "attributes": { } }, "soc.cpu.instr_sub": { "hide_name": 0, "bits": [ 57 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.17-633.26" } }, "soc.cpu.instr_sub_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1666 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1050" } }, "soc.cpu.instr_sub_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 1667 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1049" } }, "soc.cpu.instr_sub_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1659 ], "attributes": { } }, "soc.cpu.instr_sub_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1611 ], "attributes": { } }, "soc.cpu.instr_sw": { "hide_name": 0, "bits": [ 1668 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:631.78-631.86" } }, "soc.cpu.instr_sw_LUT4_A_Z": { "hide_name": 0, "bits": [ 1589 ], "attributes": { } }, "soc.cpu.instr_sw_LUT4_D_Z": { "hide_name": 0, "bits": [ 1669 ], "attributes": { } }, "soc.cpu.instr_sw_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1670 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.instr_sw_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1593 ], "attributes": { } }, "soc.cpu.instr_timer": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:635.74-635.85" } }, "soc.cpu.instr_waitirq": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:635.59-635.72" } }, "soc.cpu.instr_xor": { "hide_name": 0, "bits": [ 1631 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:633.62-633.71" } }, "soc.cpu.instr_xor_LUT4_C_Z": { "hide_name": 0, "bits": [ 43 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1252" } }, "soc.cpu.instr_xor_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1671 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1054" } }, "soc.cpu.instr_xori": { "hide_name": 0, "bits": [ 1635 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:632.43-632.53" } }, "soc.cpu.instr_xori_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1672 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1041" } }, "soc.cpu.irq_mask": { "hide_name": 0, "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:181.13-181.21" } }, "soc.cpu.is_alu_reg_imm": { "hide_name": 0, "bits": [ 1461 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:657.6-657.20" } }, "soc.cpu.is_alu_reg_imm_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1673 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.is_alu_reg_reg": { "hide_name": 0, "bits": [ 1658 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:658.6-658.20" } }, "soc.cpu.is_alu_reg_reg_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1675 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.is_beq_bne_blt_bge_bltu_bgeu": { "hide_name": 0, "bits": [ 740 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:655.6-655.34" } }, "soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1676 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:855" } }, "soc.cpu.is_compare": { "hide_name": 0, "bits": [ 276 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:659.6-659.16" } }, "soc.cpu.is_compare_LUT4_A_Z": { "hide_name": 0, "bits": [ 58 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1247.3-1262.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.is_compare_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1639 ], "attributes": { } }, "soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi": { "hide_name": 0, "bits": [ 716 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:649.6-649.43" } }, "soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1677 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.is_lb_lh_lw_lbu_lhu": { "hide_name": 0, "bits": [ 718 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:647.6-647.25" } }, "soc.cpu.is_lb_lh_lw_lbu_lhu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1678 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.is_lui_auipc_jal": { "hide_name": 0, "bits": [ 717 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:646.6-646.22" } }, "soc.cpu.is_lui_auipc_jal_LUT4_D_C": { "hide_name": 0, "bits": [ 1679 ], "attributes": { } }, "soc.cpu.is_lui_auipc_jal_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1680 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.is_lui_auipc_jal_TRELLIS_FF_Q_DI_LUT4_B_Z": { "hide_name": 0, "bits": [ 715 ], "attributes": { } }, "soc.cpu.is_sb_sh_sw": { "hide_name": 0, "bits": [ 720 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:650.6-650.17" } }, "soc.cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1681 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.is_sb_sh_sw_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1674 ], "attributes": { } }, "soc.cpu.is_sll_srl_sra": { "hide_name": 0, "bits": [ 1682 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:651.6-651.20" } }, "soc.cpu.is_sll_srl_sra_LUT4_B_Z": { "hide_name": 0, "bits": [ 1683 ], "attributes": { } }, "soc.cpu.is_sll_srl_sra_LUT4_C_D": { "hide_name": 0, "bits": [ 1685 ], "attributes": { } }, "soc.cpu.is_sll_srl_sra_LUT4_C_Z": { "hide_name": 0, "bits": [ 1686 ], "attributes": { } }, "soc.cpu.is_sll_srl_sra_LUT4_D_C": { "hide_name": 0, "bits": [ 724 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.is_sll_srl_sra_LUT4_D_Z": { "hide_name": 0, "bits": [ 733 ], "attributes": { } }, "soc.cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1688 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.is_sll_srl_sra_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1689 ], "attributes": { } }, "soc.cpu.is_slli_srli_srai": { "hide_name": 0, "bits": [ 722 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:648.6-648.23" } }, "soc.cpu.is_slli_srli_srai_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1690 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.is_slti_blt_slt": { "hide_name": 0, "bits": [ 1479 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:653.6-653.21" } }, "soc.cpu.is_slti_blt_slt_LUT4_C_Z": { "hide_name": 0, "bits": [ 1553 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1230.3-1243.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.is_slti_blt_slt_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1535 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.is_sltiu_bltu_sltu": { "hide_name": 0, "bits": [ 1541 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:654.6-654.24" } }, "soc.cpu.is_sltiu_bltu_sltu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1551 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:839.2-1145.5" } }, "soc.cpu.latched_branch": { "hide_name": 0, "bits": [ 1087 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1182.6-1182.20" } }, "soc.cpu.latched_branch_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1692 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.latched_branch_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 1693 ], "attributes": { } }, "soc.cpu.latched_branch_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1694 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.latched_compr": { "hide_name": 0, "bits": [ 1695 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1183.6-1183.19" } }, "soc.cpu.latched_compr_CCU2C_B0_COUT": { "hide_name": 0, "bits": [ "0", 3418, 1202, 3419, 1191, 3420, 1180, 3421, 1169, 3422, 1158, 3423, 1142, 3424, 1131, 3425, 1120, 3426, 1108, 3427, 1109, 3428, 1252, 3429, 1241, 3430, 1230, 3431, 1211, 3432, 1212, 3433 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" } }, "soc.cpu.latched_compr_LUT4_D_Z": { "hide_name": 0, "bits": [ 1696 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1295|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:52.22-52.24" } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1697 ], "attributes": { } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C_D": { "hide_name": 0, "bits": [ 1698 ], "attributes": { } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1700 ], "attributes": { } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C_Z": { "hide_name": 0, "bits": [ 1699 ], "attributes": { } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 808 ], "attributes": { } }, "soc.cpu.latched_compr_TRELLIS_FF_Q_CE_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 785 ], "attributes": { } }, "soc.cpu.latched_is_lb": { "hide_name": 0, "bits": [ 1566 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1187.6-1187.19" } }, "soc.cpu.latched_is_lb_LUT4_A_Z": { "hide_name": 0, "bits": [ 1703 ], "attributes": { } }, "soc.cpu.latched_is_lb_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1704 ], "attributes": { } }, "soc.cpu.latched_is_lb_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1569 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.latched_is_lh": { "hide_name": 0, "bits": [ 1576 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1186.6-1186.19" } }, "soc.cpu.latched_is_lh_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1578 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.latched_rd": { "hide_name": 0, "bits": [ 781, 782, 783, 784, 1701 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1188.26-1188.36" } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 1707 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 1709 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 1710 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_4_DI": { "hide_name": 0, "bits": [ 1711 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1691 ], "attributes": { } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1706 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.latched_rd_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1708 ], "attributes": { } }, "soc.cpu.latched_stalu": { "hide_name": 0, "bits": [ 1097 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1181.6-1181.19" } }, "soc.cpu.latched_stalu_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1712 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.latched_store": { "hide_name": 0, "bits": [ 1088 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1180.6-1180.19" } }, "soc.cpu.latched_store_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1713 ], "attributes": { } }, "soc.cpu.latched_store_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1714 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.latched_store_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1716 ], "attributes": { } }, "soc.cpu.latched_store_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 1717 ], "attributes": { } }, "soc.cpu.latched_store_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1455 ], "attributes": { } }, "soc.cpu.mem_addr": { "hide_name": 0, "bits": [ 1742, 1741, 1740, 1738, 1736, 1722, 1720, 1734, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1732, 1730, 1728, 1726, 1724, 1748, 1746, 1744 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:92.20-92.28" } }, "soc.cpu.mem_do_prefetch": { "hide_name": 0, "bits": [ 725 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:338.6-338.21" } }, "soc.cpu.mem_do_prefetch_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 742 ], "attributes": { } }, "soc.cpu.mem_do_prefetch_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1749 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1551" } }, "soc.cpu.mem_do_rdata": { "hide_name": 0, "bits": [ 1751 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:340.6-340.18" } }, "soc.cpu.mem_do_rdata_LUT4_D_Z": { "hide_name": 0, "bits": [ 1568 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.mem_do_rinst": { "hide_name": 0, "bits": [ 762 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:339.6-339.18" } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1752 ], "attributes": { } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_CE_LUT4_Z_D": { "hide_name": 0, "bits": [ 1715 ], "attributes": { } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_B_Z": { "hide_name": 0, "bits": [ 1755 ], "attributes": { } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 1753 ], "attributes": { } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 1756 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1562.5-1734.12|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1684 ], "attributes": { } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1687 ], "attributes": { } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1757 ], "attributes": { } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1758 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 1754 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.mem_do_rinst_TRELLIS_FF_Q_LSR_LUT4_Z_D": { "hide_name": 0, "bits": [ 1759 ], "attributes": { } }, "soc.cpu.mem_do_wdata": { "hide_name": 0, "bits": [ 1761 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:341.6-341.18" } }, "soc.cpu.mem_do_wdata_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 1750 ], "attributes": { } }, "soc.cpu.mem_do_wdata_TRELLIS_FF_Q_LSR": { "hide_name": 0, "bits": [ 1760 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.mem_la_addr": { "hide_name": 0, "bits": [ "0", "0", 1739, 1737, 1735, 1721, 1719, 1733, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1731, 1729, 1727, 1725, 1723, 1747, 1745, 1743 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:100.20-100.31" } }, "soc.cpu.mem_la_addr_LUT4_Z_10_B": { "hide_name": 0, "bits": [ 1764 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_11_B": { "hide_name": 0, "bits": [ 1765 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_12_B": { "hide_name": 0, "bits": [ 1766 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_13_B": { "hide_name": 0, "bits": [ 1767 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_1_B": { "hide_name": 0, "bits": [ 1763 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_2_B": { "hide_name": 0, "bits": [ 1768 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_3_B": { "hide_name": 0, "bits": [ 1769 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_4_B": { "hide_name": 0, "bits": [ 1770 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_5_B": { "hide_name": 0, "bits": [ 1771 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_6_B": { "hide_name": 0, "bits": [ 1772 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_7_B": { "hide_name": 0, "bits": [ 1773 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_8_B": { "hide_name": 0, "bits": [ 1774 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_9_B": { "hide_name": 0, "bits": [ 1775 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_B": { "hide_name": 0, "bits": [ 1762 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21" } }, "soc.cpu.mem_la_addr_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1094 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1191" } }, "soc.cpu.mem_la_firstword": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:345.7-345.23" } }, "soc.cpu.mem_la_firstword_xfer": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:346.7-346.28" } }, "soc.cpu.mem_la_use_prefetched_high_word": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:355.7-355.38" } }, "soc.cpu.mem_la_wdata": { "hide_name": 0, "bits": [ 117, 274, 255, 248, 147, 121, 123, 149, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:101.20-101.32" } }, "soc.cpu.mem_la_wstrb": { "hide_name": 0, "bits": [ 3434, "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:102.20-102.32", "unused_bits": "0 " } }, "soc.cpu.mem_rdata_latched": { "hide_name": 0, "bits": [ 1561, 1562, 1559, 1560, 1473, 1471, 1472, 1446, 1444, 1442, 1440, 1438, 1426, 1425, 1424, 1423, 1422, 1421, 1420, 767, 1427, 1437, 1436, 1435, 1434, 1433, 1432, 1431, 1430, 1429, 1428, 1419 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:353.14-353.31" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C": { "hide_name": 0, "bits": [ 1779 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1781 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1784 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1785 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1790 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1786 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1796 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1782 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1800 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1802 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1783 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1804 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1808 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 1805 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1809 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1810 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1811 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_10_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1812 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C": { "hide_name": 0, "bits": [ 1814 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1818 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1791 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1788 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1820 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1821 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 1797 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1819 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1822 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1823 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1824 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1825 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1826 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C": { "hide_name": 0, "bits": [ 1827 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1829 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1831 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1832 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1835 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1836 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1833 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1837 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1838 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1839 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1830 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1843 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1842 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1844 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1813 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1845 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1847 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1848 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_12_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1849 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C": { "hide_name": 0, "bits": [ 1851 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1857 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1861 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1862 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 1864 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1869 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1870 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1858 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1872 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1876 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1877 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 1879 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1873 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1880 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1874 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1882 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C": { "hide_name": 0, "bits": [ 1884 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1888 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1891 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 1892 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1889 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1893 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1895 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1894 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1896 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1897 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z": { "hide_name": 0, "bits": [ 1898 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D": { "hide_name": 0, "bits": [ 1899 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1900 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 1902 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1901 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1903 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_D_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1904 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z_LUT4_B_Z": { "hide_name": 0, "bits": [ 1850 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1890 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1905 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1907 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1908 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1906 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_15_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1910 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C": { "hide_name": 0, "bits": [ 1911 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_C_A": { "hide_name": 0, "bits": [ 1854 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1915 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1917 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1920 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1918 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1883 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1919 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1922 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1921 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1916 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1923 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1925 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 1926 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1924 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_16_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1927 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C": { "hide_name": 0, "bits": [ 1928 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_C_D": { "hide_name": 0, "bits": [ 1855 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1932 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1934 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1938 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1935 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1936 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1940 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1933 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1941 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1944 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 1942 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1945 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_17_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1946 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C": { "hide_name": 0, "bits": [ 1947 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 1950 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_D_Z_LUT4_B_Z": { "hide_name": 0, "bits": [ 1952 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1880.7-1884.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1953 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1956 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1954 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1959 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1960 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1961 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1962 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1955 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1963 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 1968 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 1964 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1969 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_18_C_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 1965 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C": { "hide_name": 0, "bits": [ 1972 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1973 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1975 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1795 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1846 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1976 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1977 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1978 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1974 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1980 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1983 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1984 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 1982 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_19_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1986 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C": { "hide_name": 0, "bits": [ 1778 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1989 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1993 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2000 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1995 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2002 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2004 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z": { "hide_name": 0, "bits": [ 2006 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_D_A": { "hide_name": 0, "bits": [ 2007 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_D_C": { "hide_name": 0, "bits": [ 2009 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_D_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2011 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_A_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 2010 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2003 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z": { "hide_name": 0, "bits": [ 2014 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_B": { "hide_name": 0, "bits": [ 2015 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_C": { "hide_name": 0, "bits": [ 2016 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2018 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2019 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_Z": { "hide_name": 0, "bits": [ 2017 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_A_Z_LUT4_B_Z": { "hide_name": 0, "bits": [ 1929 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2012 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 1996 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2023 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2024 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_C": { "hide_name": 0, "bits": [ 2025 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_Z": { "hide_name": 0, "bits": [ 2026 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_Z_LUT4_A_B": { "hide_name": 0, "bits": [ 2027 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_Z_LUT4_A_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2029 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_A_Z_LUT4_A_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2030 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_C_A": { "hide_name": 0, "bits": [ 2031 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_C_D": { "hide_name": 0, "bits": [ 2032 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 2033 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 1990 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2035 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2037 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_B": { "hide_name": 0, "bits": [ 2039 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_B_LUT4_C_Z": { "hide_name": 0, "bits": [ 2042 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_D": { "hide_name": 0, "bits": [ 2040 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z": { "hide_name": 0, "bits": [ 2041 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_C": { "hide_name": 0, "bits": [ 2044 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2045 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2047 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2048 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2046 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A_LUT4_A_Z_LUT4_A_Z": { "hide_name": 0, "bits": [ 1885 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2022 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2038 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2036 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2049 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2050 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_B_D": { "hide_name": 0, "bits": [ 2051 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_B_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2053 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z": { "hide_name": 0, "bits": [ 2052 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_C_B": { "hide_name": 0, "bits": [ 2028 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1776 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2054 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C": { "hide_name": 0, "bits": [ 2057 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2060 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2063 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1909 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2064 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2065 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2066 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2061 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2067 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2069 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2068 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1881 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2062 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2070 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2071 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1937 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_22_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2072 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C": { "hide_name": 0, "bits": [ 2074 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2076 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2078 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2080 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2081 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2079 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1943 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2082 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2083 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2077 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2084 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 1875 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2085 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2087 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2088 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_23_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2089 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C": { "hide_name": 0, "bits": [ 2090 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_B_D": { "hide_name": 0, "bits": [ 2093 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2095 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2097 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2086 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2100 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2101 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2073 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2098 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2102 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1939 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2099 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2103 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2104 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2106 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_C_B": { "hide_name": 0, "bits": [ 2108 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 1878 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2107 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2105 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2109 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2110 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1859 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ "0", 1742, 2114, 3435, 2113, 3436, 2111, 3437 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "3 5 7" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_1_S0": { "hide_name": 0, "bits": [ 1865 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_1_S1": { "hide_name": 0, "bits": [ 1867 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_2_S0": { "hide_name": 0, "bits": [ 1863 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_2_S1": { "hide_name": 0, "bits": [ 1871 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1866 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1868 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 2114, 3438, 2113, 3439, 2111, 3440, 2112, 3441 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 6 7" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_24_C_LUT4_Z_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 1860 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C": { "hide_name": 0, "bits": [ 2115 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2118 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2121 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1967 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2122 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1970 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2119 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2123 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2124 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2125 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2126 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2120 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2129 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2131 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2132 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2133 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_25_C_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2130 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C": { "hide_name": 0, "bits": [ 2134 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2136 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1966 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2138 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2140 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2141 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2139 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2137 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2142 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2143 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2144 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_26_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2145 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C": { "hide_name": 0, "bits": [ 2146 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_B_C": { "hide_name": 0, "bits": [ 1988 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_B_D": { "hide_name": 0, "bits": [ 2147 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2149 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2150 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2153 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2154 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2151 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2155 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2152 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2156 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2158 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2159 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2157 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2160 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_27_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2161 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C": { "hide_name": 0, "bits": [ 2162 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 2092 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2163 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2165 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2128 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2127 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2166 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_B_LUT4_D_C": { "hide_name": 0, "bits": [ 1957 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2167 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2170 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2171 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2172 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2164 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2173 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2175 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2176 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2174 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2177 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_28_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2178 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C": { "hide_name": 0, "bits": [ 2179 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2181 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2183 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2184 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2185 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2186 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2187 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2182 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2188 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2189 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2190 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2191 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_29_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2192 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C": { "hide_name": 0, "bits": [ 2055 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2195 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2197 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2200 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2201 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2203 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_A": { "hide_name": 0, "bits": [ 2205 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_A_LUT4_C_D": { "hide_name": 0, "bits": [ 2208 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_A_LUT4_C_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2209 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 2206 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_C_A": { "hide_name": 0, "bits": [ 2210 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_C_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2212 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_C_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2213 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1852 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2204 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_D_B": { "hide_name": 0, "bits": [ 2214 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_D_B_LUT4_A_C": { "hide_name": 0, "bits": [ 2216 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_D_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 2217 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z": { "hide_name": 0, "bits": [ 2215 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2202 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2218 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_C_Z": { "hide_name": 0, "bits": [ 2221 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2219 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 2222 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2220 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2198 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2223 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_B": { "hide_name": 0, "bits": [ 2225 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z": { "hide_name": 0, "bits": [ 2226 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_A": { "hide_name": 0, "bits": [ 2227 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_B": { "hide_name": 0, "bits": [ 2228 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2207 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2230 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 2229 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_Z_LUT4_B_D": { "hide_name": 0, "bits": [ 2231 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_A_Z_LUT4_C_Z_LUT4_B_Z": { "hide_name": 0, "bits": [ 2056 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 2232 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_B_Z": { "hide_name": 0, "bits": [ 2233 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_D_Z": { "hide_name": 0, "bits": [ 2234 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_D_Z_LUT4_A_B": { "hide_name": 0, "bits": [ 2034 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_D_Z_LUT4_A_Z": { "hide_name": 0, "bits": [ 2020 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2224 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_B_Z": { "hide_name": 0, "bits": [ 2235 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_B_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 2211 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2008 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2199 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2236 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_D_C": { "hide_name": 0, "bits": [ 2238 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_D_Z": { "hide_name": 0, "bits": [ 2239 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_D_Z_LUT4_C_A": { "hide_name": 0, "bits": [ 2240 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_A_LUT4_D_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 2043 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2237 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_D": { "hide_name": 0, "bits": [ 2241 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z": { "hide_name": 0, "bits": [ 2242 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D": { "hide_name": 0, "bits": [ 2243 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2245 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2247 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2246 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_D_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2248 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_Z": { "hide_name": 0, "bits": [ 2244 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B_LUT4_A_Z_LUT4_A_Z_LUT4_C_Z": { "hide_name": 0, "bits": [ 1912 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2005 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2196 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2249 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2251 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2013 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2250 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2252 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2253 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1992 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN": { "hide_name": 0, "bits": [ "0", 1742, 2257, 3442, 2256, 3443, 2254, 3444 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "3 5 7" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_1_S0": { "hide_name": 0, "bits": [ 1998 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_1_S1": { "hide_name": 0, "bits": [ 1999 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_2_S0": { "hide_name": 0, "bits": [ 1991 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_2_S1": { "hide_name": 0, "bits": [ 1997 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 2001 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1994 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 2257, 3445, 2256, 3446, 2254, 3447, 2255, 3448 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 6 7" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_2_C_LUT4_Z_D_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 2021 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C": { "hide_name": 0, "bits": [ 2258 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 2259 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2260 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2262 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_A_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2263 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2261 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2264 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2265 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2267 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2168 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2266 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2268 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_30_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1971 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C": { "hide_name": 0, "bits": [ 2269 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_D_Z": { "hide_name": 0, "bits": [ 2270 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2271 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2273 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2274 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2275 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2276 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2277 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2272 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2278 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1958 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2169 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2279 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2280 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_31_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2281 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C": { "hide_name": 0, "bits": [ 1948 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1981 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1799 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1985 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2282 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2284 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2285 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2286 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2283 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2287 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2290 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2288 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1840 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2289 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1807 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C": { "hide_name": 0, "bits": [ 2116 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2292 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2293 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2294 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2296 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2297 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2298 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2295 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2300 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2302 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2301 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2291 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2303 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C": { "hide_name": 0, "bits": [ 2304 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_C_B": { "hide_name": 0, "bits": [ 2091 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2306 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2308 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2310 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2311 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2312 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2313 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2309 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2314 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2316 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2315 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2318 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2319 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1806 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN": { "hide_name": 0, "bits": [ "0", 1741, 2324, 3449, 2323, 3450, 2320, 3451 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "3 5 7" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_1_S0": { "hide_name": 0, "bits": [ 1793 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_1_S1": { "hide_name": 0, "bits": [ 1792 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_2_S0": { "hide_name": 0, "bits": [ 1798 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_2_S1": { "hide_name": 0, "bits": [ 1789 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 1787 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 1780 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 2324, 3452, 2323, 3453, 2320, 3454, 2321, 3455 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 6 7" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_8_C_LUT4_Z_D_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 1789, 3456, 1792, 3457, 1780, 3458, 2322, 3459 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:45|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29", "unused_bits": "1 3 5 6 7" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C": { "hide_name": 0, "bits": [ 2325 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:95.20-95.29" } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_C_D": { "hide_name": 0, "bits": [ 1816 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2326 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 2328 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_A": { "hide_name": 0, "bits": [ 1794 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 1801 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2331 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2329 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 1803 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2332 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1979 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2330 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2333 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2334 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 1841 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2335 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2327 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2336 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2299 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 1834 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2337 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2317 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2338 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_LUT4_Z_9_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2339 ], "attributes": { } }, "soc.cpu.mem_rdata_latched_noshuffle": { "hide_name": 0, "bits": [ 1561, 1562, 1559, 1560, 1473, 1471, 1472, 1446, 1444, 1442, 1440, 1438, 1426, 1425, 1424, 1423, 1422, 1421, 1420, 767, 1427, 1437, 1436, 1435, 1434, 1433, 1432, 1431, 1430, 1429, 1428, 1419 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:352.14-352.41" } }, "soc.cpu.mem_rdata_q": { "hide_name": 0, "bits": [ 1623, 1619, 1617, 1618, 1621, 1622, 1620, 1332, 1384, 1377, 1370, 1363, 1318, 1315, 1310, 1305, 1300, 1295, 1290, 1285, 1280, 1273, 1375, 1368, 1361, 1356, 1352, 1348, 1344, 1340, 1323, 1329 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:337.13-337.24" } }, "soc.cpu.mem_state": { "hide_name": 0, "bits": [ 2344, 2342 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:334.12-334.21" } }, "soc.cpu.mem_state_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 2343 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5" } }, "soc.cpu.mem_state_TRELLIS_FF_Q_1_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2345 ], "attributes": { } }, "soc.cpu.mem_state_TRELLIS_FF_Q_1_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2346 ], "attributes": { } }, "soc.cpu.mem_state_TRELLIS_FF_Q_1_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2347 ], "attributes": { } }, "soc.cpu.mem_state_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 2340 ], "attributes": { } }, "soc.cpu.mem_state_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2341 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5" } }, "soc.cpu.mem_state_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2351 ], "attributes": { } }, "soc.cpu.mem_state_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2352 ], "attributes": { } }, "soc.cpu.mem_valid": { "hide_name": 0, "bits": [ 2353 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:88.20-88.29" } }, "soc.cpu.mem_valid_LUT4_A_B": { "hide_name": 0, "bits": [ 2354 ], "attributes": { } }, "soc.cpu.mem_valid_LUT4_A_B_LUT4_C_Z": { "hide_name": 0, "bits": [ 1718 ], "attributes": { } }, "soc.cpu.mem_valid_LUT4_D_1_B": { "hide_name": 0, "bits": [ 2357 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:65|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23" } }, "soc.cpu.mem_valid_LUT4_D_1_B_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 3460, 2365, 2366, 2363, 2364, 2360, 2361, 3461 ], "attributes": { "unused_bits": "0 1 2 3 4 5 6 7" } }, "soc.cpu.mem_valid_LUT4_D_1_B_CCU2C_COUT_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ "1", 3462, 2362, 3463, 2359, 3464, 2357, 3465 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:65|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5 7" } }, "soc.cpu.mem_valid_LUT4_D_Z": { "hide_name": 0, "bits": [ 2356 ], "attributes": { } }, "soc.cpu.mem_valid_LUT4_D_Z_LUT4_B_A": { "hide_name": 0, "bits": [ 2367 ], "attributes": { } }, "soc.cpu.mem_valid_LUT4_D_Z_LUT4_B_C": { "hide_name": 0, "bits": [ 2368 ], "attributes": { } }, "soc.cpu.mem_valid_LUT4_D_Z_LUT4_B_Z": { "hide_name": 0, "bits": [ 1777 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:343.7-343.15" } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 2369 ], "attributes": { } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2370 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5" } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2371 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:359" } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C_A": { "hide_name": 0, "bits": [ 759 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1893" } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C_Z": { "hide_name": 0, "bits": [ 739 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:359" } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_C_Z_LUT4_B_Z": { "hide_name": 0, "bits": [ 1626 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.mem_valid_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2355 ], "attributes": { } }, "soc.cpu.mem_wdata": { "hide_name": 0, "bits": [ 2381, 2380, 2379, 2378, 2377, 2376, 2375, 2374, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:93.20-93.29" } }, "soc.cpu.mem_wdata_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 2373 ], "attributes": { } }, "soc.cpu.mem_wordsize": { "hide_name": 0, "bits": [ 756, 1702, 757 ], "attributes": { "onehot": "00000000000000000000000000000001" } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 2383 ], "attributes": { } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 2385 ], "attributes": { } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2386 ], "attributes": { } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2387 ], "attributes": { } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_B_LUT4_D_Z": { "hide_name": 0, "bits": [ 1572 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2382 ], "attributes": { } }, "soc.cpu.mem_wordsize_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2384 ], "attributes": { } }, "soc.cpu.mem_wstrb": { "hide_name": 0, "bits": [ 2388, "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:94.20-94.29" } }, "soc.cpu.mem_wstrb_LUT4_B_A": { "hide_name": 0, "bits": [ 1949 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:102.20-102.32" } }, "soc.cpu.mem_wstrb_LUT4_B_C": { "hide_name": 0, "bits": [ 2350 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:363" } }, "soc.cpu.mem_wstrb_LUT4_B_C_LUT4_D_C": { "hide_name": 0, "bits": [ 2372 ], "attributes": { } }, "soc.cpu.mem_wstrb_LUT4_B_D": { "hide_name": 0, "bits": [ 2389 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:99.20-99.32" } }, "soc.cpu.mem_wstrb_LUT4_D_C": { "hide_name": 0, "bits": [ 2358 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:58.7-58.18" } }, "soc.cpu.mem_wstrb_LUT4_D_Z": { "hide_name": 0, "bits": [ 2391 ], "attributes": { } }, "soc.cpu.mem_wstrb_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2390 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:548.2-624.5" } }, "soc.cpu.next_pc": { "hide_name": 0, "bits": [ "x", "x", 3466, 3467, 3468, 3469, 3470, 3471, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:177.14-177.21", "unused_bits": "2 3 4 5 6 7 24 25 26 27 28 29 30 31" } }, "soc.cpu.pcpi_div_rd": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:246.14-246.25" } }, "soc.cpu.pcpi_div_ready": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:248.14-248.28" } }, "soc.cpu.pcpi_div_wait": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:247.14-247.27" } }, "soc.cpu.pcpi_div_wr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:245.14-245.25" } }, "soc.cpu.pcpi_int_ready": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:253.13-253.27" } }, "soc.cpu.pcpi_int_wait": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:252.13-252.26" } }, "soc.cpu.pcpi_mul_rd": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:241.14-241.25" } }, "soc.cpu.pcpi_mul_ready": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:243.14-243.28" } }, "soc.cpu.pcpi_mul_wait": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:242.14-242.27" } }, "soc.cpu.pcpi_mul_wr": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:240.14-240.25" } }, "soc.cpu.pcpi_rs1": { "hide_name": 0, "bits": [ 116, 273, 254, 247, 146, 120, 122, 148, 150, 192, 196, 185, 166, 154, 134, 124, 106, 98, 89, 80, 68, 59, 152, 336, 324, 316, 307, 298, 284, 260, 172, 346 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:107.20-107.28" } }, "soc.cpu.pcpi_rs2": { "hide_name": 0, "bits": [ 117, 274, 255, 248, 147, 121, 123, 149, 151, 193, 197, 186, 167, 155, 135, 125, 107, 99, 90, 81, 69, 60, 153, 337, 325, 317, 308, 299, 285, 261, 173, 347 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:108.20-108.28" } }, "soc.cpu.pcpi_timeout": { "hide_name": 0, "bits": [ "0" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1194.6-1194.18" } }, "soc.cpu.reg_next_pc": { "hide_name": 0, "bits": [ 2495, 1217, 1205, 1199, 1194, 1188, 1183, 1177, 1172, 1166, 1161, 1155, 1145, 1139, 1134, 1128, 1123, 1117, 1112, 1105, 1100, 1093, 1255, 1249, 1244, 1238, 1233, 1227, 1222, 1208, 1148, 1258 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:159.21-159.32" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_10_DI": { "hide_name": 0, "bits": [ 2394 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_10_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2395 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_10_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2396 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_11_DI": { "hide_name": 0, "bits": [ 2398 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2399 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2400 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_12_DI": { "hide_name": 0, "bits": [ 2404 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_12_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2405 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2406 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_13_DI": { "hide_name": 0, "bits": [ 2408 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2409 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2410 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_14_DI": { "hide_name": 0, "bits": [ 2413 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_14_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2414 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2415 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_15_DI": { "hide_name": 0, "bits": [ 2417 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2418 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_15_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2419 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_16_DI": { "hide_name": 0, "bits": [ 2422 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_16_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2423 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2424 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_17_DI": { "hide_name": 0, "bits": [ 2426 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2427 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2428 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_18_DI": { "hide_name": 0, "bits": [ 2431 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_18_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2432 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2433 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_19_DI": { "hide_name": 0, "bits": [ 2435 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2436 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2437 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 2393 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2440 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2441 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2442 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_20_DI": { "hide_name": 0, "bits": [ 2444 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_20_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2445 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_20_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2446 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_21_DI": { "hide_name": 0, "bits": [ 2448 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2449 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_21_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2450 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_22_DI": { "hide_name": 0, "bits": [ 2453 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_22_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2454 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_22_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2455 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_23_DI": { "hide_name": 0, "bits": [ 2457 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2458 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2459 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_24_DI": { "hide_name": 0, "bits": [ 2462 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_24_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2463 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2464 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_25_DI": { "hide_name": 0, "bits": [ 2466 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2467 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2468 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_26_DI": { "hide_name": 0, "bits": [ 2471 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_26_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2472 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2473 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_27_DI": { "hide_name": 0, "bits": [ 2475 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2476 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2477 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_28_DI": { "hide_name": 0, "bits": [ 2480 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_28_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2481 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2482 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_29_DI": { "hide_name": 0, "bits": [ 2484 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2485 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2486 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 2443 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_2_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2488 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2489 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_30_DI": { "hide_name": 0, "bits": [ 2492 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_30_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2493 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI": { "hide_name": 0, "bits": [ 2494 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2496 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ "0", 3480, 2498, 3481, 2506, 3482, 2501, 3483, 2499, 3484, 2500, 3485, 2505, 3486, 2504, 3487, 2502, 3488, 2503, 3489, 2519, 3490, 2516, 3491, 2513, 3492, 2510, 3493, 2507, 3494, 2508, 3495 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_10_S0": { "hide_name": 0, "bits": [ 2420 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_10_S1": { "hide_name": 0, "bits": [ 2416 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_11_S0": { "hide_name": 0, "bits": [ 2429 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_11_S1": { "hide_name": 0, "bits": [ 2425 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_12_S0": { "hide_name": 0, "bits": [ 2438 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_12_S1": { "hide_name": 0, "bits": [ 2434 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_13_S0": { "hide_name": 0, "bits": [ 2451 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_13_S1": { "hide_name": 0, "bits": [ 2447 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_1_S0": { "hide_name": 0, "bits": [ 2469 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_1_S1": { "hide_name": 0, "bits": [ 2465 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_2_S0": { "hide_name": 0, "bits": [ 2478 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_2_S1": { "hide_name": 0, "bits": [ 2474 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_3_S0": { "hide_name": 0, "bits": [ 2487 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_3_S1": { "hide_name": 0, "bits": [ 2483 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_4_S0": { "hide_name": 0, "bits": [ 2509 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_4_S1": { "hide_name": 0, "bits": [ 2490 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_5_S0": { "hide_name": 0, "bits": [ 2511 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_5_S1": { "hide_name": 0, "bits": [ 2512 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_6_S0": { "hide_name": 0, "bits": [ 2514 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_6_S1": { "hide_name": 0, "bits": [ 2515 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_7_S0": { "hide_name": 0, "bits": [ 2517 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_7_S1": { "hide_name": 0, "bits": [ 2518 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_8_S0": { "hide_name": 0, "bits": [ 2401 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_8_S1": { "hide_name": 0, "bits": [ 2397 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_9_S0": { "hide_name": 0, "bits": [ 2411 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_9_S1": { "hide_name": 0, "bits": [ 2407 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 2460 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_31_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 2456 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 2491 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2520 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2521 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_4_DI": { "hide_name": 0, "bits": [ 2524 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_4_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2525 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2526 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 2527 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2528 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2529 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_6_DI": { "hide_name": 0, "bits": [ 2531 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_6_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2532 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2533 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_7_DI": { "hide_name": 0, "bits": [ 2534 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2535 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2536 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_8_DI": { "hide_name": 0, "bits": [ 2538 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_8_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2539 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2540 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_9_DI": { "hide_name": 0, "bits": [ 2541 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2542 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2543 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ "0", 1206, 2479, 3496, 2470, 3497, 2461, 3498, 2452, 3499, 2439, 3500, 2430, 3501, 2421, 3502, 2412, 3503, 2402, 3504, 2403, 3505, 2537, 3506, 2530, 3507, 2522, 3508, 2523, 3509 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "3 5 7 9 11 13 15 17 19 21 23 25 27 29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2392 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2544 ], "attributes": { } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2545 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 2479, 3510, 2470, 3511, 2461, 3512, 2452, 3513, 2439, 3514, 2430, 3515, 2421, 3516, 2412, 3517, 2402, 3518, 2403, 3519, 2537, 3520, 2530, 3521, 2522, 3522, 2523, 3523, 2547, 3524 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1538|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 28 29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2546 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_next_pc_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 2498, 3525, 2506, 3526, 2501, 3527, 2499, 3528, 2500, 3529, 2505, 3530, 2504, 3531, 2502, 3532, 2503, 3533, 2519, 3534, 2516, 3535, 2513, 3536, 2510, 3537, 2507, 3538, 2508, 3539, 2548, 3540 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 30 31" } }, "soc.cpu.reg_op1": { "hide_name": 0, "bits": [ 116, 273, 254, 247, 146, 120, 122, 148, 150, 192, 196, 185, 166, 154, 134, 124, 106, 98, 89, 80, 68, 59, 152, 336, 324, 316, 307, 298, 284, 260, 172, 346 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:159.34-159.41" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI": { "hide_name": 0, "bits": [ 2551 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2552 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2555 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2553 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2556 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2554 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_10_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2557 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI": { "hide_name": 0, "bits": [ 2558 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2559 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2562 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2560 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2563 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2561 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2566 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI": { "hide_name": 0, "bits": [ 2567 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2568 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2571 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2569 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 974 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2570 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2572 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2573 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI": { "hide_name": 0, "bits": [ 2574 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2575 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2578 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2576 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2579 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2577 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2581 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI": { "hide_name": 0, "bits": [ 2582 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2583 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2586 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2584 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 968 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2585 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2587 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_14_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2588 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI": { "hide_name": 0, "bits": [ 2589 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2590 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2593 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2591 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2594 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2592 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_15_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2596 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI": { "hide_name": 0, "bits": [ 2597 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2598 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2601 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2599 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2602 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2600 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2603 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI": { "hide_name": 0, "bits": [ 2604 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2605 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2608 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2606 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2607 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2610 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2611 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_17_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 929 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI": { "hide_name": 0, "bits": [ 2612 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2613 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2616 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2614 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2617 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2615 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2618 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI": { "hide_name": 0, "bits": [ 2619 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2620 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2623 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2621 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2624 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2622 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2626 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 2550 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2627 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2628 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2629 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2631 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2630 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2632 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI": { "hide_name": 0, "bits": [ 2634 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2635 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2638 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2636 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2639 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2637 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_20_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2640 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI": { "hide_name": 0, "bits": [ 2641 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2642 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2645 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2643 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2646 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2644 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_21_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2648 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI": { "hide_name": 0, "bits": [ 2649 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2650 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2653 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2651 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2654 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2652 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_22_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2655 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI": { "hide_name": 0, "bits": [ 2656 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2657 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2660 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2658 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2661 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2659 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2663 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI": { "hide_name": 0, "bits": [ 2664 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2665 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2668 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2666 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2669 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2667 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2670 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI": { "hide_name": 0, "bits": [ 2671 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2672 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2676 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2673 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2674 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 2678 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1815.6-1819.13|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2679 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1823.6-1827.13|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_25_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2675 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI": { "hide_name": 0, "bits": [ 2680 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2681 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2684 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2682 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2685 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2683 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2686 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI": { "hide_name": 0, "bits": [ 2687 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2688 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2691 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2689 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2692 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2690 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2694 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI": { "hide_name": 0, "bits": [ 2695 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2696 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2699 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2697 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 827 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2698 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2700 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2701 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI": { "hide_name": 0, "bits": [ 2702 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2703 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2706 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 822 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2704 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2705 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2708 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_D": { "hide_name": 0, "bits": [ 2709 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 2633 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2710 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2711 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2712 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2714 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2713 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2715 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI": { "hide_name": 0, "bits": [ 2717 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2718 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2721 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2719 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2722 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2720 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_30_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2723 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI": { "hide_name": 0, "bits": [ 2724 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2725 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2727 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2726 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2728 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2730 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2729 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 2716 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2731 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2732 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2733 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2735 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2734 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2738 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI": { "hide_name": 0, "bits": [ 2739 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2740 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2743 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2741 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2744 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2742 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2745 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 2746 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2747 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2750 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2748 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2751 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2749 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2753 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI": { "hide_name": 0, "bits": [ 2754 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2755 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2758 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2756 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2757 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2759 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2760 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1042 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI": { "hide_name": 0, "bits": [ 2761 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2762 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2765 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2763 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 1045 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2764 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2767 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2768 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI": { "hide_name": 0, "bits": [ 2769 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2770 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2773 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2771 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2772 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2774 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2775 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1011 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI": { "hide_name": 0, "bits": [ 2776 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 732 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2777 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2780 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2778 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z_B": { "hide_name": 0, "bits": [ 2781 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z_B_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ "0", 3541, 2707, 3542, 2693, 3543, 2677, 3544, 2662, 3545, 2647, 3546, 2625, 3547, 2609, 3548, 2595, 3549, 2580, 3550, 2564, 3551, 2565, 3552, 2766, 3553, 2752, 3554, 2736, 3555, 2737, 3556 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2779 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 749 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_9_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2782 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2549 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2783 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 2786 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_B_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 2707, 3557, 2693, 3558, 2677, 3559, 2662, 3560, 2647, 3561, 2625, 3562, 2609, 3563, 2595, 3564, 2580, 3565, 2564, 3566, 2565, 3567, 2766, 3568, 2752, 3569, 2736, 3570, 2737, 3571, 2787, 3572 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1847|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 30 31" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2784 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2785 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2788 ], "attributes": { } }, "soc.cpu.reg_op1_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 1655 ], "attributes": { } }, "soc.cpu.reg_op2": { "hide_name": 0, "bits": [ 117, 274, 255, 248, 147, 121, 123, 149, 151, 193, 197, 186, 167, 155, 135, 125, 107, 99, 90, 81, 69, 60, 153, 337, 325, 317, 308, 299, 285, 261, 173, 347 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:159.43-159.50" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_10_DI": { "hide_name": 0, "bits": [ 2791 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_11_DI": { "hide_name": 0, "bits": [ 2792 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_12_DI": { "hide_name": 0, "bits": [ 2793 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_13_DI": { "hide_name": 0, "bits": [ 2794 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_14_DI": { "hide_name": 0, "bits": [ 2795 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_15_DI": { "hide_name": 0, "bits": [ 2796 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_16_DI": { "hide_name": 0, "bits": [ 2797 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_17_DI": { "hide_name": 0, "bits": [ 2798 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_18_DI": { "hide_name": 0, "bits": [ 2799 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_19_DI": { "hide_name": 0, "bits": [ 2800 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 2790 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_20_DI": { "hide_name": 0, "bits": [ 2802 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_21_DI": { "hide_name": 0, "bits": [ 2803 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_22_DI": { "hide_name": 0, "bits": [ 2804 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_23_DI": { "hide_name": 0, "bits": [ 2805 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_24_DI": { "hide_name": 0, "bits": [ 2806 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_25_DI": { "hide_name": 0, "bits": [ 2807 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_26_DI": { "hide_name": 0, "bits": [ 2808 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_27_DI": { "hide_name": 0, "bits": [ 2809 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_28_DI": { "hide_name": 0, "bits": [ 2810 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_29_DI": { "hide_name": 0, "bits": [ 2811 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 2801 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_30_DI": { "hide_name": 0, "bits": [ 2813 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_31_DI": { "hide_name": 0, "bits": [ 2814 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 2812 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_4_DI": { "hide_name": 0, "bits": [ 2815 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 2816 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_6_DI": { "hide_name": 0, "bits": [ 2817 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_7_DI": { "hide_name": 0, "bits": [ 2818 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_8_DI": { "hide_name": 0, "bits": [ 2819 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_9_DI": { "hide_name": 0, "bits": [ 2820 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_CE": { "hide_name": 0, "bits": [ 721 ], "attributes": { } }, "soc.cpu.reg_op2_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2789 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_out": { "hide_name": 0, "bits": [ 1221, 1219, 1207, 1201, 1196, 1190, 1185, 1179, 1174, 1168, 1163, 1157, 1147, 1141, 1136, 1130, 1125, 1119, 1114, 1107, 1102, 1096, 1257, 1251, 1246, 1240, 1235, 1229, 1224, 1210, 1150, 1260 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:159.52-159.59" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI": { "hide_name": 0, "bits": [ 2823 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2825 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2828 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2829 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2826 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2307 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_10_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2827 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI": { "hide_name": 0, "bits": [ 2832 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2833 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2835 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2836 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2838 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2839 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_11_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2837 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI": { "hide_name": 0, "bits": [ 2840 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2841 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2842 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2843 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2845 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2846 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_12_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2844 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI": { "hide_name": 0, "bits": [ 2847 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2848 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2849 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2850 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2852 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2853 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2851 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI": { "hide_name": 0, "bits": [ 2854 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2855 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1815 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2856 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2858 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2859 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_14_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2857 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI": { "hide_name": 0, "bits": [ 2861 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2862 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2865 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2866 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2863 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1828 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_15_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2864 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI": { "hide_name": 0, "bits": [ 2868 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2869 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ "0", 3573, 2889, 3574, 2878, 3575, 2879, 3576, 2874, 3577, 2875, 3578, 2882, 3579, 2871, 3580, 2872, 3581, 2915, 3582, 2913, 3583, 2909, 3584, 2905, 3585, 2902, 3586, 2898, 3587, 2899, 3588 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_10_S0": { "hide_name": 0, "bits": [ 2883 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_10_S1": { "hide_name": 0, "bits": [ 2884 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_11_S0": { "hide_name": 0, "bits": [ 2887 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_11_S1": { "hide_name": 0, "bits": [ 2888 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_12_S0": { "hide_name": 0, "bits": [ 2890 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_12_S1": { "hide_name": 0, "bits": [ 2891 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_1_S0": { "hide_name": 0, "bits": [ 2880 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_1_S1": { "hide_name": 0, "bits": [ 2881 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_2_S0": { "hide_name": 0, "bits": [ 2894 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_2_S1": { "hide_name": 0, "bits": [ 2895 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_3_S0": { "hide_name": 0, "bits": [ 2900 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_3_S1": { "hide_name": 0, "bits": [ 2901 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_4_S0": { "hide_name": 0, "bits": [ 2903 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_4_S1": { "hide_name": 0, "bits": [ 2904 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_5_S0": { "hide_name": 0, "bits": [ 2906 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_5_S1": { "hide_name": 0, "bits": [ 2907 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_6_S0": { "hide_name": 0, "bits": [ 2910 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_6_S1": { "hide_name": 0, "bits": [ 2911 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_7_S0": { "hide_name": 0, "bits": [ 2914 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_7_S1": { "hide_name": 0, "bits": [ 2831 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_8_S0": { "hide_name": 0, "bits": [ 2916 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_8_S1": { "hide_name": 0, "bits": [ 2917 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_9_S0": { "hide_name": 0, "bits": [ 2867 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_9_S1": { "hide_name": 0, "bits": [ 2860 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 2876 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 2877 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 2873 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2870 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 2919 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_B": { "hide_name": 0, "bits": [ 2921 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:386.3-410.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_B_LUT4_B_Z": { "hide_name": 0, "bits": [ 2830 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1880.7-1884.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2922 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2920 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2923 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2924 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_16_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2925 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI": { "hide_name": 0, "bits": [ 2926 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2927 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 2059 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:336.13-336.27" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2928 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2930 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2931 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_17_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2929 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI": { "hide_name": 0, "bits": [ 2932 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2933 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2075 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2934 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2935 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2936 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2937 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_18_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2886 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI": { "hide_name": 0, "bits": [ 2938 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2939 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 2096 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2940 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2941 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2942 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2943 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_19_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2885 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 2822 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2944 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2947 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2948 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2945 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2949 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2946 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 2950 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI": { "hide_name": 0, "bits": [ 2952 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2953 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2956 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2957 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2954 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1856 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:336.13-336.27" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_20_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2955 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI": { "hide_name": 0, "bits": [ 2958 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2959 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2962 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2963 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2960 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1887 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:336.13-336.27" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_21_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2961 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI": { "hide_name": 0, "bits": [ 2964 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2965 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 2968 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2969 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2966 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_A": { "hide_name": 0, "bits": [ 1914 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:336.13-336.27" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_22_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2967 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI": { "hide_name": 0, "bits": [ 2970 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2971 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 1931 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1705 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2972 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2973 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2974 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2975 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_23_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2918 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI": { "hide_name": 0, "bits": [ 2976 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 2977 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_C_CCU2C_S1_S0": { "hide_name": 0, "bits": [ 2979 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2978 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1951 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2981 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2982 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2983 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_24_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2984 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI": { "hide_name": 0, "bits": [ 2985 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2986 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2058 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2117 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2987 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2988 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2989 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2990 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_25_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2980 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI": { "hide_name": 0, "bits": [ 2991 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2305 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2148 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2992 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2993 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 2994 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2995 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_26_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2893 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI": { "hide_name": 0, "bits": [ 2996 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2997 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 2194 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2094 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 2998 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 2999 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3000 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 3001 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_27_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2892 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI": { "hide_name": 0, "bits": [ 3002 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 3003 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1853 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2135 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3004 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 3005 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3006 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3007 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_28_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2897 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI": { "hide_name": 0, "bits": [ 3008 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 3009 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_A_LUT4_Z_C": { "hide_name": 0, "bits": [ 1886 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2180 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3010 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 3011 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3012 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3013 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_29_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2896 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 2951 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3014 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 3017 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 3018 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 3015 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 1987 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_2_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3016 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI": { "hide_name": 0, "bits": [ 3020 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3021 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:336.13-336.27" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 1913 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 1817 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 3022 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3024 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3025 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_30_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3023 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI": { "hide_name": 0, "bits": [ 3026 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3027 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_B_LUT4_Z_A": { "hide_name": 0, "bits": [ 3030 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 3031 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 3028 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3029 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_31_DI_LUT4_Z_D_LUT4_Z_A": { "hide_name": 0, "bits": [ 1930 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 3019 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3032 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 3035 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 3036 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 3033 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 2193 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_3_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3034 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI": { "hide_name": 0, "bits": [ 3037 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3038 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1880.7-1884.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 3039 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3041 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3042 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_4_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3040 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 3043 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 2824 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3044 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 3047 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 3048 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 3045 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:469" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3049 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_5_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3046 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI": { "hide_name": 0, "bits": [ 3050 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 3051 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3052 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 3053 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3054 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3055 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_6_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2908 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI": { "hide_name": 0, "bits": [ 3056 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3057 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1880.7-1884.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 3058 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3060 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3061 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_7_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3059 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI": { "hide_name": 0, "bits": [ 3062 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_A": { "hide_name": 0, "bits": [ 3063 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 2834 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1880.7-1884.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3064 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_C": { "hide_name": 0, "bits": [ 3065 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3066 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3067 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_8_DI_LUT4_Z_D_LUT4_Z_D": { "hide_name": 0, "bits": [ 2912 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI": { "hide_name": 0, "bits": [ 3068 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3069 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1880.7-1884.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 3070 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3072 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3073 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_9_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3071 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 2821 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1464.3-1891.10|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3074 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1880.7-1884.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:480" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 3075 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C": { "hide_name": 0, "bits": [ 3077 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1606.7-1615.14|picorv32.v:0.0-0.0|/home/david/Downloads/fpga/bin/../share/yosys/techmap.v:476" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_D": { "hide_name": 0, "bits": [ 3078 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_D": { "hide_name": 0, "bits": [ 3076 ], "attributes": { } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 3079 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_out_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_B_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 2889, 3589, 2878, 3590, 2879, 3591, 2874, 3592, 2875, 3593, 2882, 3594, 2871, 3595, 2872, 3596, 2915, 3597, 2913, 3598, 2909, 3599, 2905, 3600, 2902, 3601, 2898, 3602, 2899, 3603, 3080, 3604 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1784|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 30 31" } }, "soc.cpu.reg_pc": { "hide_name": 0, "bits": [ 761, 760, 821, 826, 860, 857, 854, 863, 896, 893, 890, 899, 934, 931, 926, 937, 970, 967, 964, 973, 1006, 1003, 1000, 1009, 1044, 1040, 1037, 1047, 1080, 1077, 1074, 1083 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:159.13-159.19" } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_30_DI": { "hide_name": 0, "bits": [ 1218 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:51.22-51.24" } }, "soc.cpu.reg_pc_TRELLIS_FF_Q_31_DI": { "hide_name": 0, "bits": [ 2497 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1547|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:51.22-51.24" } }, "soc.cpu.reg_sh": { "hide_name": 0, "bits": [ 1649, 1650, 1654, 1653, 1652 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:160.12-160.18" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI": { "hide_name": 0, "bits": [ 3082 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3083 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D": { "hide_name": 0, "bits": [ 3085 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B": { "hide_name": 0, "bits": [ 3086 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1813|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 3090, 3091, 3088, 3089, 3605 ], "attributes": { "unused_bits": "0 1 2 3 4" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_CCU2C_COUT_S0_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ "1", 3606, 3087, 3607, 3086, 3608 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1813|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_LUT4_D_B": { "hide_name": 0, "bits": [ 3092 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z_B_LUT4_D_Z": { "hide_name": 0, "bits": [ 1646 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_1_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 816 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_2_DI": { "hide_name": 0, "bits": [ 3093 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_2_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3094 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_2_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 810 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_3_DI": { "hide_name": 0, "bits": [ 3097 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_3_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3098 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_3_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 812 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_CE": { "hide_name": 0, "bits": [ 3096 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_DI": { "hide_name": 0, "bits": [ 3099 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3100 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_DI_LUT4_Z_B_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ "1", 1649, 3101, 3609, 3102, 3610 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "3 5" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0": { "hide_name": 0, "bits": [ 3095 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_DI_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S1": { "hide_name": 0, "bits": [ 3084 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_4_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 790 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3081 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1374.2-1946.5" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z_B": { "hide_name": 0, "bits": [ 3103 ], "attributes": { } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_B": { "hide_name": 0, "bits": [ 3104 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1820" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_C": { "hide_name": 0, "bits": [ 3105 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_C_CCU2C_S0_COUT": { "hide_name": 0, "bits": [ 3101, 3611, 3102, 3612, 3106, 3613 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 4 5" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_C_CCU2C_S0_S1": { "hide_name": 0, "bits": [ 3098, 3614, 3084, 3615, 3107, 3616 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:1828|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29", "unused_bits": "1 3 4 5" } }, "soc.cpu.reg_sh_TRELLIS_FF_Q_DI_LUT4_Z_C": { "hide_name": 0, "bits": [ 847 ], "attributes": { } }, "soc.cpu.trap": { "hide_name": 0, "bits": [ 3108 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:92.4-102.3|picorv32.v:86.13-86.17" } }, "soc.cpu.trap_LUT4_D_2_Z": { "hide_name": 0, "bits": [ 2348 ], "attributes": { } }, "soc.cpu.trap_LUT4_D_A": { "hide_name": 0, "bits": [ 2349 ], "attributes": { } }, "soc.iomem_addr": { "hide_name": 0, "bits": [ 1742, 1741, 1740, 1738, 1736, 1722, 1720, 1734, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1732, 1730, 1728, 1726, 1724, 1748, 1746, 1744 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:60.14-60.24" } }, "soc.iomem_ready": { "hide_name": 0, "bits": [ "1" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:59.7-59.18" } }, "soc.iomem_wdata": { "hide_name": 0, "bits": [ 2381, 2380, 2379, 2378, 2377, 2376, 2375, 2374, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:61.14-61.25" } }, "soc.iomem_wstrb": { "hide_name": 0, "bits": [ 2388, "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:62.13-62.24" } }, "soc.led": { "hide_name": 0, "bits": [ 28, 30, 32, 34, 36, 38, 40, 42 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:29.19-29.22" } }, "soc.mem_addr": { "hide_name": 0, "bits": [ 1742, 1741, 1740, 1738, 1736, 1722, 1720, 1734, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1732, 1730, 1728, 1726, 1724, 1748, 1746, 1744 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:51.14-51.22" } }, "soc.mem_valid": { "hide_name": 0, "bits": [ 2353 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:48.7-48.16" } }, "soc.mem_wdata": { "hide_name": 0, "bits": [ 2381, 2380, 2379, 2378, 2377, 2376, 2375, 2374, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:52.14-52.23" } }, "soc.mem_wstrb": { "hide_name": 0, "bits": [ 2388, "x", "x", "x" ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:53.13-53.22" } }, "soc.reset_cnt": { "hide_name": 0, "bits": [ 3114, 3115, 3109, 3110, 3111, 3112 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:32.12-32.21" } }, "soc.reset_cnt_LUT4_A_Z": { "hide_name": 0, "bits": [ 3113 ], "attributes": { } }, "soc.reset_cnt_LUT4_C_Z": { "hide_name": 0, "bits": [ 384 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:36|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:51.22-51.24" } }, "soc.reset_cnt_TRELLIS_FF_Q_5_DI": { "hide_name": 0, "bits": [ 3121, 3120, 3119, 3118, 3117, 3116 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:35.2-37.5" } }, "soc.reset_cnt_TRELLIS_FF_Q_DI": { "hide_name": 0, "bits": [ 3120, 3617, 3118, 3618, 3116, 3619 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:36|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.27-55.29", "unused_bits": "1 3 5" } }, "soc.reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S1_2_COUT": { "hide_name": 0, "bits": [ "0", 3620, 3124, 3621, 3122, 3622 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:36|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:54.22-54.23", "unused_bits": "1 3 5" } }, "soc.reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": { "hide_name": 0, "bits": [ 3124, 3623, 3122, 3624, 3123, 3625 ], "attributes": { "src": "io_wrapper.v:40.9-43.2|attosoc.v:36|/home/david/Downloads/fpga/bin/../share/yosys/ecp5/arith_map.v:55.22-55.25", "unused_bits": "1 3 4 5" } }, "soc.rom[0]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[100]": { "hide_name": 0, "bits": [ "1", "1", "1", "0", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[101]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "1" ], "attributes": { } }, "soc.rom[102]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[103]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[104]": { "hide_name": 0, "bits": [ "1", "0", "0", "0", "0", "0", "1", "0" ], "attributes": { } }, "soc.rom[105]": { "hide_name": 0, "bits": [ "1", "0", "0", "1", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[106]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[107]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[108]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[109]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "1", "1", "1", "0" ], "attributes": { } }, "soc.rom[10]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[110]": { "hide_name": 0, "bits": [ "1", "0", "0", "1", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[111]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "1", "1", "0" ], "attributes": { } }, "soc.rom[112]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[113]": { "hide_name": 0, "bits": [ "0", "1", "1", "0", "1", "1", "1", "0" ], "attributes": { } }, "soc.rom[114]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[115]": { "hide_name": 0, "bits": [ "1", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[116]": { "hide_name": 0, "bits": [ "1", "1", "1", "1", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[117]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[118]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[119]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[11]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[120]": { "hide_name": 0, "bits": [ "1", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[121]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "1", "1", "1", "0" ], "attributes": { } }, "soc.rom[122]": { "hide_name": 0, "bits": [ "0", "1", "1", "0", "1", "1", "1", "0" ], "attributes": { } }, "soc.rom[123]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "1", "0", "0" ], "attributes": { } }, "soc.rom[124]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "1", "1", "0", "0" ], "attributes": { } }, "soc.rom[125]": { "hide_name": 0, "bits": [ "1", "0", "0", "1", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[126]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "1", "1", "0", "0" ], "attributes": { } }, "soc.rom[127]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "1", "1", "1", "0" ], "attributes": { } }, "soc.rom[128]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "1", "1", "0", "0" ], "attributes": { } }, "soc.rom[129]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[12]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[130]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[131]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[132]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[133]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[134]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[135]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[136]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[137]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[138]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[139]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[13]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[140]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[141]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[142]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[143]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[144]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[145]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[146]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[147]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[148]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[149]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[14]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[150]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[151]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[152]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[153]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[154]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[155]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[156]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[157]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[158]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[159]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[15]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[160]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[161]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[162]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[163]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[164]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[165]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[166]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[167]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[168]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[169]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[16]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[170]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[171]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[172]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[173]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[174]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[175]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[176]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[177]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[178]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[179]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[17]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "0", "0", "1", "0" ], "attributes": { } }, "soc.rom[180]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[181]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[182]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[183]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[184]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[185]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[186]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[187]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[188]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[189]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[18]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "1", "1", "0", "0" ], "attributes": { } }, "soc.rom[190]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[191]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[192]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[193]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[194]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[195]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[196]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[197]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[198]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[199]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[19]": { "hide_name": 0, "bits": [ "1", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[1]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[200]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[201]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[202]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[203]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[204]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[205]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[206]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[207]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[208]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[209]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[20]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[210]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[211]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[212]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[213]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[214]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[215]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[216]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[217]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[218]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[219]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[21]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[220]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[221]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[222]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[223]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[224]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[225]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[226]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[227]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[228]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[229]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[22]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "1", "0", "0" ], "attributes": { } }, "soc.rom[230]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[231]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[232]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[233]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[234]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[235]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[236]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[237]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[238]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[239]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[23]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[240]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[241]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[242]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[243]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[244]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[245]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[246]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[247]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[248]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[249]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[24]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[250]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[251]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[252]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[253]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[254]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[255]": { "hide_name": 0, "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ], "attributes": { } }, "soc.rom[25]": { "hide_name": 0, "bits": [ "1", "0", "0", "1", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[26]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "1", "0", "0" ], "attributes": { } }, "soc.rom[27]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[28]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[29]": { "hide_name": 0, "bits": [ "0", "1", "1", "1", "1", "0", "1", "0" ], "attributes": { } }, "soc.rom[2]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "1", "0", "0" ], "attributes": { } }, "soc.rom[30]": { "hide_name": 0, "bits": [ "1", "0", "0", "1", "0", "0", "0", "1" ], "attributes": { } }, "soc.rom[31]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[32]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[33]": { "hide_name": 0, "bits": [ "1", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[34]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[35]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[36]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "1" ], "attributes": { } }, "soc.rom[37]": { "hide_name": 0, "bits": [ "1", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[38]": { "hide_name": 0, "bits": [ "1", "0", "0", "1", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[39]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[3]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[40]": { "hide_name": 0, "bits": [ "1", "1", "1", "1", "0", "1", "1", "1" ], "attributes": { } }, "soc.rom[41]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[42]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "1", "1" ], "attributes": { } }, "soc.rom[43]": { "hide_name": 0, "bits": [ "1", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[44]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[45]": { "hide_name": 0, "bits": [ "0", "1", "0", "1", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[46]": { "hide_name": 0, "bits": [ "1", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[47]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[48]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[49]": { "hide_name": 0, "bits": [ "1", "0", "0", "1", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[4]": { "hide_name": 0, "bits": [ "1", "1", "1", "0", "1", "1", "0", "1" ], "attributes": { } }, "soc.rom[50]": { "hide_name": 0, "bits": [ "1", "0", "0", "1", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[51]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[52]": { "hide_name": 0, "bits": [ "1", "1", "1", "1", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[53]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "1", "1", "1", "1" ], "attributes": { } }, "soc.rom[54]": { "hide_name": 0, "bits": [ "1", "1", "1", "1", "1", "0", "0", "1" ], "attributes": { } }, "soc.rom[55]": { "hide_name": 0, "bits": [ "0", "1", "1", "1", "1", "1", "1", "1" ], "attributes": { } }, "soc.rom[56]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "0", "1", "0", "0" ], "attributes": { } }, "soc.rom[57]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "1", "0", "1" ], "attributes": { } }, "soc.rom[58]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "0", "0", "0", "1" ], "attributes": { } }, "soc.rom[59]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[5]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[60]": { "hide_name": 0, "bits": [ "1", "1", "1", "1", "0", "1", "1", "1" ], "attributes": { } }, "soc.rom[61]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[62]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "1" ], "attributes": { } }, "soc.rom[63]": { "hide_name": 0, "bits": [ "1", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[64]": { "hide_name": 0, "bits": [ "1", "1", "1", "1", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[65]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "1", "1", "1", "1" ], "attributes": { } }, "soc.rom[66]": { "hide_name": 0, "bits": [ "1", "1", "1", "1", "1", "0", "1", "1" ], "attributes": { } }, "soc.rom[67]": { "hide_name": 0, "bits": [ "0", "0", "1", "1", "1", "1", "1", "1" ], "attributes": { } }, "soc.rom[68]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "1" ], "attributes": { } }, "soc.rom[69]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[6]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[70]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "1", "0", "0", "0" ], "attributes": { } }, "soc.rom[71]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[72]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "1", "0", "0" ], "attributes": { } }, "soc.rom[73]": { "hide_name": 0, "bits": [ "1", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[74]": { "hide_name": 0, "bits": [ "1", "0", "1", "0", "1", "1", "0", "1" ], "attributes": { } }, "soc.rom[75]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "1", "0" ], "attributes": { } }, "soc.rom[76]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "0", "1", "1", "1" ], "attributes": { } }, "soc.rom[77]": { "hide_name": 0, "bits": [ "0", "1", "1", "1", "1", "0", "1", "0" ], "attributes": { } }, "soc.rom[78]": { "hide_name": 0, "bits": [ "1", "0", "1", "0", "1", "0", "1", "0" ], "attributes": { } }, "soc.rom[79]": { "hide_name": 0, "bits": [ "0", "1", "1", "1", "1", "1", "1", "1" ], "attributes": { } }, "soc.rom[7]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[80]": { "hide_name": 0, "bits": [ "1", "1", "1", "0", "0", "1", "1", "0" ], "attributes": { } }, "soc.rom[81]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "1" ], "attributes": { } }, "soc.rom[82]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[83]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[84]": { "hide_name": 0, "bits": [ "1", "1", "1", "0", "1", "1", "0", "1" ], "attributes": { } }, "soc.rom[85]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "0", "0", "0", "1" ], "attributes": { } }, "soc.rom[86]": { "hide_name": 0, "bits": [ "1", "0", "1", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[87]": { "hide_name": 0, "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[88]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "1" ], "attributes": { } }, "soc.rom[89]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "0", "0", "0", "1" ], "attributes": { } }, "soc.rom[8]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "1" ], "attributes": { } }, "soc.rom[90]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[91]": { "hide_name": 0, "bits": [ "0", "0", "1", "0", "0", "1", "1", "1" ], "attributes": { } }, "soc.rom[92]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "1", "0", "0", "1" ], "attributes": { } }, "soc.rom[93]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "0", "0", "0", "1" ], "attributes": { } }, "soc.rom[94]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "1", "1", "1", "1" ], "attributes": { } }, "soc.rom[95]": { "hide_name": 0, "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ], "attributes": { } }, "soc.rom[96]": { "hide_name": 0, "bits": [ "1", "1", "0", "0", "0", "1", "1", "1" ], "attributes": { } }, "soc.rom[97]": { "hide_name": 0, "bits": [ "0", "1", "1", "1", "1", "0", "0", "1" ], "attributes": { } }, "soc.rom[98]": { "hide_name": 0, "bits": [ "0", "1", "0", "0", "0", "0", "0", "0" ], "attributes": { } }, "soc.rom[99]": { "hide_name": 0, "bits": [ "0", "1", "1", "1", "1", "1", "1", "1" ], "attributes": { } }, "soc.rom[9]": { "hide_name": 0, "bits": [ "1", "0", "0", "1", "0", "0", "0", "0" ], "attributes": { } } } } } }