

BlackParrot



An Open Source RISC-V Multicore For and By the World <u>https://github.com/black-parrot</u>



U. Washington Boston University

Presenter: Sadullah Canakci

BARC 2020



The BlackParrot "Genesis Release" Team



Prof. Michael Taylor





Prof. Mark Oskin



Dan Petrisko



Farzam Gilani

Sadullah Canakci



Mark Wyse



Zahra Azad







Tommy Jung



Scott Davidson



Tavio Guarino



Paul Gao





Yongqin Wang Bandhav Veluri



- It is an in-order 8-stage multi-core processor
- We implement the RISC-V "RV64G" architecture
- It supports three privilege levels (machine, supervisor, and user) as well as SV39 virtual memory
- We target running Linux (work in progress)
- It supports different accelerator interfaces (work in progress)
- We integrate BlackParrot into a Multi-FPGA board infrastructure (LiteX)

BlackParrot: Four Success Metrics

(achieve these and BlackParrot will become the Linux of RISC-V)

Will People Trust Our Code? Is it easy to understand? Is it secure? Is it validated?



Scale to many users. Get companies to invest and become stewards of the code.

Does the code have the features people need? And leave out the ones they don't?

Is the code Pareto optimal in terms of Power, Performance, and Area?

LiteX : Build your hardware, easily!

- LiteX is a python-based SoC builder that can be used to create SoCs and full FPGA designs [1].
- LiteX's Open Source Cores Ecosystem
 - LiteDRAM, LiteEth, LitePCIe, LiteSATA, LiteSDCard, LiteVideo





*Figures are retrieved from https://osda.gitlab.io/19/1.1-slides.pdf

LiteX : Build your hardware, easily!



*Figure is adapted by https://github.com/timvideos/litex-buildenv/wiki

LiteX: #litex

Why BlackParrot in LiteX?

• Drive the adoption of BlackParrot by the FPGA enthusiast community by building support for BlackParrot into LiteX.



BlackParrot in LiteX - Current Status and Next Steps

- Current Status
 - *Simulated* (Verilator) BlackParrot in LiteX and successfully executed the "Litex BIOS".
 - Successfully run the "Litex BIOS" on the FPGA. We utilize UART interface of the FPGA to send and receive commands through keyboard.
- Next Steps
 - Integration of LiteEth which provides the capability of loading an user firmware into external memory via tftp.
 - Booting up Linux on FPGA.



(c) Copyright 2012-2019 Enjoy-Digital

BIOS built on Dec 26 2019 16:11:17

Migen git shal: 41922fd LiteX git shal: 6ald431

CPU:	BlackParrotRV64[ia] @ 1MHz
ROM :	64KB
SRAM:	4KB
L2:	8KB
MAIN-RAM:	65536KB
====================================	== Initialization =========
CDBAM pour	under bardware control
SURAM NOW	under hardware control
DEBUG memt	.est
Memtest OK	A.:
	na stan na ti 📥 a Mili ana sana ana ana ang ti ang ti ang ti
	Boot
Booting fr	om serial
Press Q or	ESC to abort boot completely.
Press Q or sL5DdSMmke	 ESC to abort boot completely. kro
Press Q or sL5DdSMmke Timeout	ESC to abort boot completely. kro
Press Q or sL5DdSMmke Timeout No boot me	- ESC to abort boot completely. kro edium found
Press Q or sL5DdSMmke Timeout No boot me	ESC to abort boot completely. kro dium found
Press Q or sL5DdSMmke Timeout No boot me	ESC to abort boot completely. kro dium found Console ====================================
Press Q or sL5DdSMmke Timeout No boot me 	ESC to abort boot completely. kro edium found EEEEEE Console ====================================
Press Q or sL5DdSMmke Timeout No boot me 	- ESC to abort boot completely. edium found ====== Console ============== ent (Smlto 091-61:11

We want to gather a village...

- to create free-and-open, reusable Pareto-optimal hardware
- to bring together highly specialized knowledge from all over the world
- to gather and incorporate feedback from industry and academic experts
- to crowdsource the best Linux-Capable 64-bit RISC-V multi-core



Pre-alpha version available at: www.github.com/black-parrot

If you are interested in contributing, come talk to me or email me at scanakci@bu.edu

Backup Slides



Summary

 $\left[\right]$



11

HDMI OUT

HDMI IN